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Chapter 1
Introduction
T he invention of the first transistor in 1947 by John Bardeen and WalterHouser Brattain and the subsequent invention of the integrated circuits
by Jack Kilby in 1958 were destined to change not only the electronics but all
fields of human activities. It was 1965 when Gordon Moore wrote a paper [1]
that guided the evolution of the semiconductor industry in the forthcoming
years. In the middle of 60’s he was able to predict with an incredible accuracy
the past 45 years of the electronics [1].
The future of integrated electronics is the future of electronics it-
self. The advantages of integration will bring about a prolifer-
ation of electronics, pushing this science into many new areas.
Integrated circuits will lead to such wonders as home computers
or at least terminals connected to a central computer, automatic
controls for automobiles, and personal portable communications
equipment.
Moore formulated a law prefiguring the doubling of the number of integrated
devices per chip every year, lately [2] in 1975 he corrected this law by consid-
ering that the device number doubles every two years as reported in Fig. 1.1.
The most astonishing thing is that this law has been pulling semiconductor in-
dustry ahead till today.
The industry ability to followMoore’s law has been the core of a virtuous cycle
• Transistor scaling allows a better performance to cost ratio of products.
• This induces an exponential growth of the semiconductor market.
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Figure 1.1: Number of transistors per die as a function of the year
of production. Projection data (solid line) corresponding to [1] and
(dashed line) [2] are reported as well. Data source: [3].
• Moreover, it allows further investments in new technologies that can
enable further scaling.
However, the scientific community agrees that the law validity will cease in
about 15 years. A new (and more fundamental) barrier must be faced in the
next years because materials are made of atoms and the technology is now ap-
proaching the atomic dimensions [3]. Such barriers can be overcome, e.g. by
exploiting new materials and using 3-D gate structures with multiple gates [3].
Furthermore, the dissipation of energy in the form of heat has long been rec-
ognized as a potential issue that may limit information processing [1]. This
is more evident in Fig. 1.2 that reports the power density increase versus the
production year. Nowadays devices show a power density comparable with the
one of a nuclear reactor, this makes thermal management an utmost priority.
The demand for reduced parasitics necessary to guarantee improved (with
respect to previous generation devices) performances has forced researchers to
adopt increasingly aggressive insulation solutions.
Insulation schemes relying on oxide or even air-filled deep trenches have
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Figure 1.2: Trends of on-chip power density over the past 10+ years.
The solid line marks an exponential trend. Horizontal lines refer to the
cases of the power density of a hot plate (in the order 10 W/cm2) and
that of a nuclear reactor (around 100 W/cm2), while the surface of the
sun is about 7000 W/cm2. Data compiled by F. Labonte, Stanford [4].
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been constantly introduced to minimize parasitics. Nowadays the silicon-on-
insulator (SOI) technology is widely adopted to (electrically) insulate the ac-
tive area of devices from the silicon substrate through a buried silicon dioxide
layer, thus favoring a remarkable gain in circuit performance. However, the
major drawback of aggressive insulation schemes is connected to the fact that
most of the good electrical insulators exhibit a low thermal conductivity, thus
acting also as good thermal insulators. Therefore the employment of such ma-
terials can deteriorate the thermal path and may impose a limit on the current
density for high speed devices [4, 5]. An example of a very aggressive insula-
tion scheme is the silicon-on-glass (SOG) technology where the lossy silicon
substrate is completely removed and substituted by an insulating glass thus en-
hancing thermal issues [6].
As noticed in [7], the “keyterm” of the market, today, is the diversification of
functions (electronic, mechanical, etc...) that can be integrated, all together, in
a single product but not necessarily in the same chip. This represents the out-
line of the System-in-Package (SiP) that can be considered “more than Moore”
while, on the other hand, System-on-Chip (SoC) is “more Moore”. As evident
from Fig. 1.3 the objective of “More-than-Moore” is to extend the use of the
silicon-based technology developed in the microelectronics industry to provide
new, non-digital functionalities. It often inherits the scaling capabilities of the
“More Moore” developments to incorporate digital and non-digital function-
alities into compact systems [8]. Integration of many different systems in the
same package resorts to 3-D technologies that can enhance (apart integration
and diversification) communication between ICs (larger bandwidth, lower la-
tency, and lower energy per bit) by stacking multiple chips into the same pack-
age. Aside from issues relating to manufacturing, power delivery and cooling
of a stack of logic chips become more complex as compared to the single chip
case.
Additionally the electronic scene has seen the introduction of novel semicon-
ductor materials like III-V compounds in order to achieve higher performances
than the ones possible with silicon. As an example, it was recently demon-
strated [9] the operation of InP heterojunction bipolar transistor (HBT) at cut-
off frequencies as high as 1 THz. On the other hand many of these semi-
conductor materials can present unfavorable thermal properties if compared to
silicon (GaAs presents a thermal conductivity that is a third of the Si value).
Therefore it is of the utmost importance to perform an accurate thermal and
electrothermal analysis of all modern state-of-the-art circuits/devices (not only
power devices). This is particularly true for very high frequency operating
5Figure 1.3: Functional diversification refers to the incorporation
into devices of functionalities that do not necessarily scale accord-
ing to “Moore’s Law” but provide additional value in different ways.
The “More-than-Moore” approach typically allows for the non-digital
functionalities to migrate from the system board level into a particular
package-level (SiP) or chip-level (SoC) implementation.
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Figure 1.4: A 3-finger InGaP/GaAs transistor destroyed by elec-
trothermal effects. The place of each device is taken by a “crate”.
transistors where the annihilation of electrical parasitics (necessary to achieve
good electrical performances) making use of aggressive insulation schemes
coupled with scaled geometries can truly enhance electrothermal issues so as
to hamper performances or even lead to the destruction of the devices (an ex-
ample is reported in Fig. 1.4).
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1.1 Thermal resistance
The temperature influences the device/circuit behavior, it is related to the heat
generated because of the Joule effect thus being dependent on the device
power. As a consequence, it is more convenient to define a quantity that can
describe the steady-state thermal behavior independently of dissipated power
PD. The thermal resistance for solid-state devices is defined as the temperature
increase∆T over ambient normalized to dissipated power PD
RTH =
Tj − TB
PD
=
∆T
PD
, (1.1)
where Tj is the junction temperature1 and TB is the ambient (baseplate) tem-
perature. RTH , also called self-heating thermal resistance, is a parameter that
depends both on the material properties and the geometry of the structure. In
analogy with the electrical resistance it represents the device “inability” to heat
conduction.
A more complex situation exists when dealing with multiple devices integrated
on the same chip. Considering, as an example, a pair of bipolar transistors, the
operating temperature of each elementary device depends on its self-heating
thermal resistance and also on the thermal coupling with the neighboring one.
This thermal coupling can be modeled by a “mutual” thermal resistance2. Let
us suppose that the device 1 is not dissipating power, then it is possible to de-
fine mutual thermal resistance as its temperature increase over ambient ∆T1
normalized to the power PD2 dissipated by device 2
RTH12 =
∆T1
PD2
= RTH21 = RM .
The procedure can be effortlessly extended to the case of n elementary devices
RTHij =
∆Ti
PDj

PDk=0 k 6=j
. (1.2)
Thus is possible to write, by superposition
∆Ti = RTHi1 · PD1 + · · ·+RTHii · PDi + · · ·+RTHin · PDn , (1.3)
1Tj , in bipolar transistors, refers to base-emitter junction temperature which is the one in-
fluencing the electrical behavior of the device.
2While self-heating thermal resistance represents the inability to heat conduction, the mu-
tual thermal resistance quantifies the thermal coupling between elementary devices; it is called
mutual thermal resistance because it has the same dimensions of self-heating thermal resistance
K/W. Some authors denote it as a mutual thermal coefficient to avoid misunderstandings.
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that is a system of linear equations that can be written in matricial form as∆T1...
∆Tn
 =
RTH11 · · · RTH1n... . . . ...
RTHn1 · · · RTHnn

P1...
Pn
 .
It is also useful to define the normalized temperature increase
θ(x, y, z) =
T (x, y, z)− TB
PD
, (1.4)
that represents a sort of “distribution” of thermal resistance and can give ther-
mal information independent of dissipated power (only dependent on materials
and geometries) in every point (x, y, z) of the domain of interest.
1.2 Thermal impedance
The quantity that can help to model the dynamic behavior of a device is the
thermal impedance. In time domain, it is defined as the thermal transient re-
sponse to the unitary power step. Let us suppose that at time instant t = 0 the
dissipated power steps instantaneously from 0 to PD; the thermal impedance
is defined as
ZTH(t) =
Tj(t)− TB
PD
=
∆T (t)
PD
, (1.5)
where Tj(t) is the junction temperature evolution during power step and TB
is the ambient or baseplate temperature. Obviously the self heating thermal
resistance corresponds to the steady-state value of ZTH(t)
ZTH(+∞) = RTH . (1.6)
Another two important parameters of interest, very useful to have information
on the dynamic thermal behavior, are the rise time tR and the thermal cut-
off frequency fTH . The rise time tR is the time interval separating the points
where the transient response reaches the 10% and 90% of the steady-state value
(RTH ), respectively. This parameter is an indicator of the time needed to reach
the steady-state in time domain.
The thermal cut-off frequency fTH is defined as the frequency at which the
magnitude of the thermal impedance reduces to the value of RTH/
√
2.
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1.3 Thermal conductivity dependence on temperature
Thermal conductivity is in general reviewed as a constant property for a mate-
rial. However it is not completely true for many semiconductor materials that
show a temperature dependence of thermal conductivity. When this depen-
dence cannot be neglected it is possible to account for it through3 [10]
k(T ) = k0 ·

T
T0
−m
, (1.7)
where k0 is the thermal conductivity for a reference temperature T0 = 300 K,
T is the temperature and m an adimensional positive parameter. It is worth
noting that for range of interest in semiconductorsm > 1, that is, thermal con-
ductivity reduces when temperature increases and this reflects into an increase
of thermal resistance (being inversely proportional to thermal conductivity).
1.4 Electrothermal effects in solid-state devices
For semiconductor devices it is necessary to define the voltage and current
working points in which the device can operate without self-damaging. This
is done by defining a safe operating area (SOA) the border of which represents
the boundary for the normal working conditions of the devices. Fig. 1.5 depicts
the SOA of a bipolar transistor; the limits for safe operation of devices are
identified by
• A max current IMAX for which the current gain has still a reasonable
value (i.e., 10).
• A maximum voltage VMAX determined by avalanche multiplication.
• The maximum power line PMAX = const is related to the maximum
junction temperature TjMAX by recalling (1.1).
• A line with increased slope due to electrothermal effects [11, 12] and/or
impact ionization (II) [13].
The SOA of solid-state devices can be limited by a mechanism that is of-
ten referred to as the “snapback” or “flyback” effect [11]. It is caused by the
3This dependence cannot be neglected for semiconductors of interest in microelectronics
like, e.g., Si and GaAs.
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Figure 1.5: DC safe operating area for a bipolar transistor.
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shown are voltage BVCEO , (dotted line) the total collector current
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bifurcation locus (i.e., the SOA limit).
positive feedback due to self-heating, and results in the occurrence of a nega-
tive differential resistance in the output characteristics. The instability locus,
i.e., the collection of points in the output plane which defines the onset of
the negative differential behavior, is usually taken as the SOA 2nd breakdown
boundary. Impact-ionization can introduce a positive feedback which may lead
to a snapback phenomenon. Fig. 1.6 shows the experimental SOA boundaries
corresponding to various transistor families. It can be observed that the addi-
tion of a 4-µm-thick AlN layer (AlN-cooled SOG) can considerably enlarge
the SOA of a SOG npn bipolar junction transistor (BJT) due to the strong re-
duction in self-heating thermal resistance [14].
Another instability effect is a sudden current focusing due to a nonuniform
temperature distribution in the device [12]. This effect is often referred to as
current hogging/focusing and has been studied in greater detail in multifinger
BJTs. Fig. 1.7 shows the currents flowing in the fingers of a two-finger AlN-
cooled (i.e., a 4-µm-thick layer of AlN is used as heatspreader) silicon-on-glass
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BJT under constant emitter current driving conditions. Although each finger is
expected to carry an equal amount of the output current (about one half of the
overall emitter current), it can be seen that when a critical condition is reached
called “bifurcation condition” one of the fingers suddenly absorbs most of the
current, while the other one runs dry. This non-uniform current distribution
among the fingers is undesirable as it leads to uneven device area utilization
and a higher junction temperature. A theoretical analysis has shown that this
effect can be attributed to the existence of multiple solution branches intro-
duced by thermal and/or impact-ionization phenomena [12, 13]. It is worth
noting that device stability can be improved by a stronger thermal coupling
(i.e., increasing mutual thermal resistance by reducing finger spacing).
1.5 Thesis outline
After this brief introductory chapter, containing some definitions and a quick
overview of thermal instabilities, the following 4 chapters represent the core
of the work.
Chapter 2 is dedicated to the modeling of the thermal behavior of solid-state
devices. It describes the use of thermal equivalent networks to model the
thermal behavior of solid-state devices. The in house software conceived to
perform the network identification (starting from thermal transient) is detailed
in this chapter as well. Moreover, a procedure is used to evaluate the thermal
properties of the structure and its defects by making use of thermal transient
details. A routine has been written in order to extract the necessary parameters
from the thermal response to the power step. Furthermore, scalable thermal
models of thermal capacitance and resistance for bipolar transistors are
described. The analytical formulation of compact thermal models (CTMs)
for simulation of complex domain is discussed and an approach resorting to
shape functions is proposed.
The development of a software platform based on a commercial simula-
tor for the numerical analysis is discussed in Chapter 3. This platform is
adopted to study several families of heterogeneous devices, that is, both
single- and multifinger GaAs HBTs, GaN HEMTs, SOG BJTs, and SiGe
HBTs to attain the guidelines to follow during the design phase. The
numerous analyses allowed also the extraction of thermal networks suitable to
(thermally) describe the devices. Moreover the novel ultra-thin chip stacking
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technology (UTCS) has been deeply investigated.
In Chapter 4 a critical comparison of the thermal resistance measure-
ment techniques is carried out in order to supply the designer with extensive
information on their accuracy and limitations. After this study a novel
measurement method for the thermal resistance is presented, allowing for the
accurate evaluation of the thermal resistance in bipolar transistors significantly
affected by Early effect. All the analysis is supported by experimental data
and electrothermal circuital simulations. Thermal impedance measurements
techniques are reported as well and the “on-the-fly” cooling curve technique
is adopted to measure thermal transient of silicon-on-glass bipolar transistors.
An electrothermal circuital simulation environment developed in house
is presented in Chapter 5. This tool is based on the enrichment of commercial
simulators and is used to perform several simulations both steady-state and
transient whose results are reported as well.
Finally, Chapter 6 provides the main conclusions and recommendations
for the future work.

Chapter 2
Modeling the thermal behavior
of solid-state devices
S
olid-state device operation is always associated with heat dissipation and
the consequent self-heating effect. When thermal effects become rele-
vant, the device performances can be hampered and a reliable design should
be verified with electrothermal (ET) analysis. Several modeling techniques are
available in the literature to accurately evaluate thermal behavior of solid state
devices/circuits starting from analytical methods [15] for simplified geometri-
cal structures and arriving to complex 3-D FEM simulations. However, when
it is necessary to perform electrothermal simulations by coupling the electri-
cal and thermal model it is paramount, to reduce the computational effort, to
resort to simplified, yet accurate, thermal models. The common effective ap-
proach to electrothermal problem solution was originally proposed by Sze´kely
and Tarnay [16] and consists in the use of a thermal network.
2.1 Modeling the transient thermal behavior with
equivalent networks
While in principle thermal networks represent a simple approach, the imple-
mentation of an accurate thermal network is not a trivial task. In fact, the anal-
ysis of heat conduction can be performed by discretizing the heat diffusion
equation by resorting to a large number of thermal nodes where a temperature
variable is defined. An equivalent RC network where, in analogy to the elec-
trical problems, temperature corresponds to electrical voltage and heat flux to
15
16 Chapter 2. Modeling the thermal behavior of solid-state devices
PDi PDj
Figure 2.1: Possible schematic representation of a complex RC net-
work equivalent to a typical heat conduction problem in solid-state de-
vices.
electrical current can be obtained by using various discretization techniques
based, for example, on finite differences or finite elements. As evident from
Fig. 2.1 that represents a thermal RC network obtained from discretization, in
general, a large number of nodes is necessary to model the behavior of a real
thermal system with an acceptable accuracy.
2.1.1 Thermal network identification: accuracy vs complexity
It is clear that the accuracy of a model is highly desired, but at circuit level
the thermal impact on electrical behavior of solid-state devices is taken into
account by using a single temperature referred to as junction temperature Tj .
This parameter is someway connected to the thermal distribution inside the dis-
sipating device whose electrical behavior is modeled at the external contacts
(the global voltages and currents are taken into account). Several definitions
for Tj have been proposed in literature; some of these rely on a particular tem-
perature value assumed in a domain within the device (i.e., temperature at the
center of heat source, maximum temperature value, etc...), others on an aver-
aged value within a region (i.e., value averaged over the base-emitter junction,
value averaged over heat source, etc...). By observation of the Fig. 2.1 it is
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clear that the fact that each node has an assigned temperature means that re-
sorting to a complex representation (i.e., obtained by discretizing the layout of
the device) a temperature distribution can be obtained. This, someway, results
to be in contrast with the needs of electrical circuital simulators. In fact, the
circuital simulator can provide the global power (for a single device) to thermal
network and needs the junction temperature disregarding all the node temper-
atures. For these reasons it is clear that the use of a complex thermal network
for electrothermal simulations if from one side can give extensive information
on the temperature field inside the device, on the other hand complicates the
scenario introducing not needed (by electrothermal simulator) variables that
are necessary to be connected to the global (i.e., dissipated power and junction
temperature) values. Once a connection between distributed values and global
values is found it is possible to use a complex thermal network to perform
electrothermal simulations. For example it is possible to average nodal tem-
peratures of the complex circuit to obtain Tj , and to consider the single power
sources (in the complex model) replaced by a parallel connection to the global
power source (i.e., the one provided for the single device by electrothermal
simulator).
Unfortunately, thermal networks obtained by directly discretizing the layout
of a device tend to be very large, dramatically increasing simulation time and
possibly leading to numerical problems [17]. From this it can be evinced that
the increase in complexity of the network, as stated before, not always corre-
sponds to an increase in accuracy of electrothermal simulation, and, in general,
the validity of a thermal model is strictly connected to the scope it is conceived
for. Nowadays the most used simulation approach in commercial electrother-
mal circuit simulators is to employ monodimensional networks, in particular
a single RC network to model thermal behavior considering that the junction
temperature and the dissipated (global) power are the only quantities of inter-
est for coupled simulations. Obviously, the use of a single RC cell is an over-
simplification of the problem owing to the fact that the heat crosses different
layers in the device before reaching the heat-sink, each characterized by differ-
ent thermal properties that can affect the global behavior. However, although
the heat conduction in solid-state devices is intrinsically a 3-D phenomenon,
monodimensional networks can be successfully employed to correctly take
into account thermal behavior of solid-state devices in electrothermal circuit
simulations.
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Figure 2.2: Foster (a) and Cauer (b) network models.
2.1.2 Modeling with different network topologies: Foster and
Cauer
While the thermal response of a system is an intrinsically distributed phe-
nomenon, every practical network model has a finite number of elements and
for this it has to be considered of lumped nature [18]. Two different equivalent
representations for monodimensional thermal networks exist, namely, the se-
ries network also known as Foster network (depicted in Fig. 2.2(a)) and the cas-
cade network also known as the Cauer network (depicted in Fig. 2.2(b)). Both
these network models can be used to describe the thermal transient behavior
of a system but each representation has its own advantages and disadvantages.
The Foster Network has a very simple mathematical definition both in time
and frequency domain. In fact a Foster network model is simply de-
scribed, in time domain, by
ZTH(t) =
n
i=1
RTHi ·

1− exp

− t
τi

, (2.1)
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and in frequency domain by
ZTH(f) =
n
i=1
RTHi
1 + j · 2pi · f · τi , (2.2)
where RTHi and CTHi are the i-th thermal resistance and capacitance
(showed in Fig. 2.2(a)) while τi = RTHi ·CTHi is the i-th time constant.
The thermal capacitance CTH , in general, can be viewed as the ability
of a body to store heat and is measured in units of J/K.
Using the Foster model network, thermal resistances and capacitances
can be obtained by fitting or by using several direct techniques proposed
in literature [19–21]. Moreover, a direct frequency representation of
thermal response is obtained so as to allow the discussion of results in
frequency domain. For this reason all data sheets reportRTHi and CTHi
parameters for a Foster network to describe the thermal impedance of a
module. Nevertheless, this model, while representing correctly the ther-
mal behavior of the complete system, is purely formal [18, 22] due to
the fact that internal nodes do not have a physical meaning. This can
be inferred, intuitively, by the fact that changing the order of RC ele-
mentary networks in a Foster model does not affect the overall response;
this means that there is no direct relation between the device physical
structure and an elementary RC port. Moreover, thermal capacitances
represent the energy storage capability of a volume inside the structure
and, obviously, increase with it; that is not happening in Foster network
model; to allow this all capacitances should be referenced to the same
ground. For the same reason, it is not possible to connect directly two
(or more) Foster networks to obtain the network representing the combi-
nation of subsystems; the result would be an unphysical faster transient1.
The Cauer network depicted in Fig. 2.2(b) is more suitable than Foster net-
work to describe the thermal transient of a system in a more “natu-
ral” way. In fact, it is noteworthy that the thermal capacitances are
all connected to thermal references, differently from Foster network,
and each cell is physically representative of heat-conducting structure
layers, thereby describing correctly the internal temperature distribution
1An addition of a layer in a system causes an overall increase in thermal capacitance from
a physical point of view. On the contrary, adding a cell to the Foster network results in a series
connection between capacitances with an unphysical decrease of the overall thermal capacitance
and a faster thermal response.
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(i.e., the temperature rises at the internal nodes) [18, 22]. In this case,
each cell is indicative of the contribution given to thermal impedance
by a portion of the structure where the resistance can be determined on
the basis of the thermal conductivity and the capacitance depends on the
mass and specific heat of the delimited domain. Moreover, the Cauer
model is a two-port network that, being representative of a subsystem,
can be connected to other circuits (other two-port networks) to produce
the thermal model of the complete system2.
Unfortunately, there is no direct correspondence between time constants
τi in (2.1) or (2.2) and thermal parameters (RTHi and CTHi for Cauer
network) depicted in Fig. 2.2(b); in Cauer network, in fact, each time
constant depends on all the thermal parameters (that is, all thermal resis-
tances and capacitances) leading to a very complex mathematical repre-
sentation and resulting in a severe difficulty in the identification of the
network. In Laplace domain, the response of a Cauer network can be
written indeed as
ZTH(s) = ZTH1(s) +
1
YTH1(s) +
1
ZTH2(s) +
1
YTH2(s) + 1/. . .
, (2.3)
where ZTHi(s) and YTHi(s) are the thermal impedance and admittance
of the i-th cell in the Cauer model.
A possible strategy to overcome the difficulties of Cauer network identification
is to extract from thermal transient the equivalent Foster network and then
transform, by using the formal identity of the two networks, the parameters
obtained for one network in the Cauer model.
An advanced software platform has been developed in order to accomplish
these tasks; this software is able to:
• Analyze thermal transient data obtained by measurements or simulations
• Obtain optimized thermal resistances and capacitances for a Foster net-
work
2A typical example in solid-state devices is the thermal model of a die molded on its package.
The overall thermal model can be obtained by simply connecting, in series, the two cascade
networks relative to the chip and the package, respectively.
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• Evaluate the minimum number of cells to warrant a prescribed accuracy
• Evaluate the continuous spectrum of time constants
• Transform the Foster network into the equivalent Cauer network.
The flow-chart is depicted in Fig. 2.3, it is worth noting that the software basi-
cally get thermal impedance versus time data as input along with the maximum
allowed error and then the procedure evolves to find the best values (within the
prescribed accuracy) for RC cells (the depicted flow-chart does not show the
necessary steps for Foster to Cauer transformation).
More precisely, the software has three different modes of operation, namely
Maximum error. With this mode the system tries to optimize the parameters
in order to return a result with an error less or equal to the value required
with the minimum number of cells (i.e., RC pairs).
Fixed number of cells. When the software operates in this modality it opti-
mizes the result in order to obtain the minimum possible error only for
the prescribed number of networks (given as input by the user).
Full spectrum. In this operative mode the routine applies the method of iden-
tification by deconvolution proposed in [19,20] to gain the time constants
spectrum (as it will explained later in this chapter). In this particular
case there is no limitation on the number of elementary cells obtained,
the limitation is only connected to numerical resolution of the thermal
transient.
Apart from an optional filtering of the data that can be enabled, the first step,
before optimization, is to evaluate the initial conditions, i.e. the initial values
of thermal parameters (with the exception of the software working in full spec-
trum mode). This operation is not trivial and can affect dramatically the opti-
mization in terms of (i) computational effort (time needed to retrieve network
parameters) and (ii) results accuracy (solutions that are local minimums). For
this reason several methods are used to obtain initial conditions and then the
best possible solution is chosen to perform the optimization3. The optimiza-
tion is then performed by varying the RTHi and CTHi values simultaneously
3The user can force the system to ignore the default behavior so as to optimize initial con-
ditions obtained with the five methods described in the following section (with a bigger com-
putational effort) and then choose the best fit. It is also possible to force the system to use a
particular set of initial conditions.
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Figure 2.3: Flow-chart of the identification software.
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accordingly to the Nelder-Mead simplex algorithm [23] until the sum of the
squares of the differences between the (2.1) and the target curve (i.e., the input
thermal transient) is minimized. When the maximum error mode is used, the
software increases the number of degrees of freedom by adding another RC
cell, if the resulting error exceeds a maximum value (preliminarily assigned
by the user). The whole process is re-iterated until the maximum error crite-
rion is satisfied. It is also possible to perform optimization only for a chosen
number of elementary RC cells when setting the software in fixed number of
cells mode. The methods used to evaluate the initial conditions are based on
some direct identification methods proposed in literature [19–21] and on some
heuristic techniques based on simplifications of (2.1).
All the methods to evaluate initial values for RC pairs (showed in the flow-
chart depicted in Fig. 2.3) are explained in the following.
Standard. This method is based on some simplifications of (2.1). In partic-
ular, it considers that the thermal transient is originated by a number n
of equal time constants and equal thermal resistances. This means that
all elementary cells share the same R∗TH and C
∗
TH values, hence it is
possible to simplify the (2.1) in the case of n elementary ports as
ZTH(t) = n ·R∗TH ·

1− exp

− t
τ∗

, (2.4)
where R∗TH = RTH/n and τ
∗ = R∗TH ·C∗TH can be obtained by evaluat-
ing the rise time of thermal transient tR = t2− t1 and using the (2.4). It
can be easily obtained that
t1 = −τ∗ · ln(0.9),
t2 = −τ∗ · ln(0.1),
τ∗ = R∗TH · C∗TH =
tR
ln(9)
,
whence
C∗TH =
tR · n
RTH · ln(9) . (2.5)
Obviously, this method is a rough approximation and gives acceptable
results only if time constants and thermal resistances assume more or
less the same values.
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Heuristic 1 and Heuristic 2. These methods are very similar since they start
from the same hypotheses: the time constants are equally (i) spaced
and (ii) distant. With these assumptions it is possible to deduce that
exponential terms in (2.1) don’t influence each other. Once the time
domain is equally (logarithmically) divided into a number n of intervals
([t0, t1], [t1, t2], · · · , [tn−1, tn]), it is possible to use the ZTH(ti) value,
corresponding to the superior bound of each interval, to evaluate
RTHi = ZTHi(ti)−
i−1
k=1
RTHk . (2.6)
These two methods differs for the evaluation of τi = RTHi ·CTHi . In the
first method (Heuristic 1) the time constant is evaluated from the slope
of the linear regression of the logarithm of the curve (the input thermal
transient) in the i-th interval [ti−1, ti] that is equal to 1/τi. In the second
method (Heuristic 2) τi is evaluated on the basis of the time instant t∗i
defined as the time at which
ZTH(t
∗
i ) =
RTHi
2
+ ZTHi(ti−1),
whence it is possible to approximately evaluate
CTHi =
t∗i
RTHi · ln(2)
. (2.7)
Obviously, the two methods can provide a good approximation of ther-
mal impedance only if the spacing between thermal constants exceeds
one decade.
Identification by deconvolution. One of the methods proposed in literature
[19, 20] is based on the substitution of RTHi in (2.1) with a continuous
time constants spectrum; in this case, the summation should be replaced
by integration
ZTH(t) =
 +∞
−∞
RTH(ζ)

1− exp

− t
ζ

dζ, (2.8)
where RTH(ζ) is the time constant spectrum and ζ = ln(τ). Using the
variable substitution z = exp(t) and deriving ZTH(z) with respect to z
it is possible to obtain
dZTH(z)
dz
= R(z)⊗W (z), (2.9)
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where W (z) = exp(z − exp(z)). By transforming (2.9) in the Fourier
domain
Z ′TH(Φ) = RTH(Φ) ·W (Φ),
and
RTH(Φ) =
Z ′TH(Φ)
W (Φ)
, (2.10)
where Φ is the transformed variable.
From (2.10) it is possible to obtain the continuous time spectrum by re-
sorting to the inverse Fourier transformation. The main practical limit is
that the higher Φ frequency components ofW (Φ) are very small. This,
obviously, enhances RTH(Φ) values at very high Φ frequencies, that is,
noise is enhanced as well [19,20]. For this reason an accurate filtering is
required to reduce the high frequency noise introduced. As an alternative
some other deconvolution methods, like Bayesian deconvolution, can be
employed to annihilate it [19,20]. The final result of network identifica-
tion by deconvolution (NID) is a continuous time spectrum whose inte-
gral is the self-heating thermal resistance RTH . By sampling the spec-
trum into n logarithmically-spaced time constants it is possible to obtain
an approximated Foster network. It is worth noting that this method can
provide a very high number (if each time constant of the spectrum is
considered) of elementary cells (limited only by numerical resolution)
that do not need any further optimization as it will explained in Sec-
tion 2.1.3. However, in this case the NID method is employed just to
find a low number n of elementary cells to be further optimized in or-
der to minimize the error defined by the user (by keeping the number of
elementary ports as low as possible).
Iterative identification. This method also known as the Peeling method is
based on the recursive elimination of time constants as showed in [21].
From (2.1) it can be directly deduced that
n
i=1
RTHi − ZTH(t) =
n
i=1
RTHi · exp

− t
τi

,
considering that ZTH(+∞) =
n
i=1RTHi , it can be demonstrated [21]
that function F1(t) = [ZTH(+∞)−ZTH(t)] has an asymptote for t→
+∞
a1(t) = − t
τ1
+ ln(RTH1).
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The evaluation of the asymptote makes it possible to calculateRTH1 and
τ1, where τ1 is the biggest time constant (identification). Removing the
influence of the calculated time constant (elimination) it is possible to
obtain
F2(t) =

ZTH(+∞)− ZTH(t)−RTH1 · exp

− t
τ1

,
whose asymptote for t→ +∞ is
a2(t) = − t
τ2
+ ln(RTH2).
The knowledge of a2(t) permits to evaluate RTH2 and τ2 < τ1, by iter-
ating this procedure it is possible to obtain
Fi(t) =

ZTH(+∞)− ZTH(t)−
i−1
k=1
RTHk · exp

− t
τk

, (2.11)
ai(t) = − t
τi
+ ln(RTHi). (2.12)
All other time constants are, thus, evaluated by gradually identifying
and eliminating. The main difficulty of this procedure is connected to
a correct numerical evaluation of asymptotes (carried out via a linear
regression on a variable number of samples) and the minimum value of
RTHi to take into account for constant identification (thermal resistances
with values less than a part of ZTH(+∞), i.e. 1%, are ignored).
This method returns a number of time constants that can be either higher
or lower than n; for this reason there are different possible behaviors to
obtain the wanted number of time constants to optimize.
1. When the number of time constants obtained by this identification
technique equals that required, there is no further necessary action
to perform.
2. If the routine determines a number of time constants that is less
than n, the dominant time constant τd (the one with RTHd =
maxiRTHi) is selected and split so as to obtain the missing num-
ber of time constants. These time constants have the same nu-
merical value of τd and a thermal resistance of RTHd/n− n1, where
n1 < n is the number of identified time constants.
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Figure 2.4: Thermal network identification for a silicon-on-glass bipo-
lar transistor having an emitter stripe of 1×20 µm2.
3. In the case that the software identifies a number n1 > n of ele-
mentary cells, the less influent time constants (the ones with the
lower values of RTHi) are ignored and the values of the remaining
n thermal resistances are rescaled proportionally in order to assure
ZTH(+∞) =
n
i=1
RTHi .
Owing to the fact that the final objective is the evaluation of the minimal num-
ber of RC elementary networks it is paramount to optimize the result. A typical
example of application of the software is depicted in Fig. 2.4 where the ther-
mal transient of a silicon-on-glass device is reported. It is straightforward to
observe that a network built with a single cell is very inaccurate if compared
to the 5-pole network (i.e., five elementary RC networks).
As formerly stated, the transformation of the Foster optimized model in the
Cauer network can be very useful. It is possible, as pointed out in [24], to
carry out the transformation by simply following the steps reported below.
• The transfer function of the Foster network is evaluated as a rational
function in the form of pn(s)/qn(s).
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• The inverse of such function, i.e., qn(s)/pn(s), is decomposed through
the Euclid’s algorithm into a first-order polynomial in s and a strict ra-
tional function referred to as remainder and denoted as remn(s) so that
qn(s)
pn(s)
= CTHn · s+ kn +
remn(s)
pn(s)
,
where CTHn is the value of the first thermal capacitance of Cauer net-
work and RTHn = 1/kn is the value of the first thermal resistance.
With this decomposition the thermal capacitance and resistance from
heat source to ambient temperature are obtained (the first low-pass filter
is the one directly connected to the power source).
• Subsequently, pn−1(s) and qn−1(s) are obtained as functions of
remn(s) and pn(s) as reported in [24]
qn−1(s) = kn · pn(s) + remn(s),
pn−1(s) = −remn(s)
kn
.
• The procedure is iteratively applied to obtain all resistance/capacitance
values until the remainder is equal to 0.
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2.1.3 Evaluating thermal parameters and detecting structure de-
fects by using thermal transient
As stated in the former section, the Cauer network model is the only one that
correlates the equivalent lumped RC elements to “real” heat-conducting struc-
ture layers, thereby physically describing the internal temperature distribution
(i.e., the temperature rises at the internal nodes). In particular once the Cauer
network is evaluated it is possible to introduce the cumulative structure or
Protonotarios-Wing function by the names of the authors of [25]. This func-
tion connects the cumulative thermal resistance RΣ to the cumulative thermal
capacitance CΣ defined in the case of a Cauer network made of n elementary
cells, by
RΣi =
i
j=1
RTHj , (2.13)
CΣi =
i
j=1
CTHj , (2.14)
respectively, while the Protonotarios-Wing function is
CΣ = σ(RΣ). (2.15)
It is straightforward to demonstrate that (2.15) corresponds to a step function
when a lumped RC network is considered [18]. If the cumulative structure
function is known, it is possible to retrieve directly an equivalent “reduced”
network approximated by a step-wise function. In fact, this monotonously
increasing function has some peculiarities [26–29]; in particular, referring to
structures where the cross sectional area is constant (that is most likely to occur
in sandwich structures, where all layers have the same area):
• A change in the slope of the curve indicates a transition from one mate-
rial to another.
• A plateau indicates a material with a small thermal capacitance and a
large thermal resistance, that is, an insulator.
• The linearly increasing portions of the curve represent the fact that the
heat flow is passing through higher (thermally) conductive materials.
Several algorithms can generate an approximation of the Cauer network, e.g.
by finding the subsequent inflection points in the cumulative structure func-
tion. Fig. 2.5 depicts the structure function of an ultra-thin chip stacked device
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Figure 2.5: Cumulative structure function for a device fabricated with
3 stacked chips interleaved by BCB. The solid line represents the func-
tion while the dotted line is a step approximation to graphically deduce
a Cauer reduced model. In figure are reported the parameters of the
first two low-pass filters.
composed of three chips separated by a benzocyclobutene (BCB) layer (as de-
tailed in Section 3.1.5).
The first vertical step, clearly visible in the cumulative structure function, rep-
resents the thermal capacitance of the top die (indicated as CTH1 in the pic-
ture). The next element is the BCB (insulator) layer positioned just under the
top die whose high thermal resistance is emphasized by the plateau in the fig-
ure (the thermal resistance associated with this layer is referred to asRTH1). In
a similar fashion, thermal resistances and capacitances for remaining domains,
that is, silicon chips and BCB layers as well as the silicon host and, finally,
the heat sink encountered in the heat-flow path, can be evaluated by graphical
means. On the basis of these considerations it is clear that this methodology
can be used to evaluate thermal parameters, once geometrical parameters are
known with good accuracy, or to identify inhomogeneities in the structure, like
the presence of voids in the die attach.
To simplify this task another structure function was introduced by Sze`kely and
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Van Bien in [30] that is called differential structure function and is defined as
the derivative of cumulative capacitance versus cumulative resistance
K(RΣ) =
dCΣ
dRΣ
. (2.16)
The demonstration of the direct connection between thermal properties and the
differential structure function can be easily deduced by considering a slice of
a homogeneous material (a parallelepiped, for example) having a cross section
area of A and width of dl. Considering cp the volumetric heat capacitance
of the material and k its thermal conductivity, it is possible to write, for the
infinitesimal element considered, that
dRΣ =
dl
k ·A,
and
dCΣ = cp ·A · dl,
whence
K(RΣ) = cp · k ·A2. (2.17)
Hence, the value ofK(RΣ) is directly connected to the structure of the system
being proportional to its thermal properties and cross sectional area. Once
cross sectional area is known it is possible to evaluate directly the thermal
parameters. This method could be applied to evaluate the unknown thermal
properties of a layer (geometrically defined) inside the structure of the system.
The differential structure function has the following properties:
• The local peaks (a change of slope in cumulative structure function)
indicate that new materials have been reached in the heat flow path.
• The distance between the local peaks along the horizontal axis pro-
vides the partial thermal resistance between the surfaces (as a result it
is possible to evaluate thermal conductivity if geometrical parameters
are known).
• The peaks usually arise at the middle of every material domain where
the cross-sectional areas and the physical properties are uniform.
• Once the thermal conductivity is known, it is possible to evaluate the
volumetric heat capacitance by using (2.17) for a peak (i.e., for the ma-
terial that it represents).
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Figure 2.6: Differential structure function K for a device fabricated
with 3 stacked chips interleaved by BCB. Peaks represent the reaching
of the middle of the new material by the heat-flow. Materials reached
are indicated as well.
Obviously this direct connection between heat-flow path and structure by
means of differentials structure functions holds only if the heat-flow from
source to heat sink is mostly unidirectional. However, this simplification is
not very restrictive being verified in the most part of practical cases of inter-
est. In particular, this function is very useful to individuate failures in the
structure like voids or delaminations that can be observed like shifts of the
peaks [26–29]. This is due to the increase in thermal resistance caused by the
defects in the structure. The peaks difference (the difference between the peak
of a good structure and a defected one) represents the thermal resistance in-
crease. Fig. 2.6 depicts the case of a three stacked chips separated by BCB; it
is worth nothing that a bad attach, because of voids in the glue would result in
a shift of the glue peak (indicated in the picture) toward the right side (caused
by an increase in partial thermal resistance due to difficulties in heat flowing
through that material). The full spectrum mode of the programmed software is
used to evaluate the complete spectrum of time constants. Once it is evaluated,
each line (not equal to zero) represents a time constant and its amplitude the
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Figure 2.7: Numerical (symbols) and identified (solid line) thermal
transient for a device fabricated with 3 stacked chips interleaved by
BCB.
thermal resistance. Figs. 2.7 and 2.8 represent the transient data identified and
the spectrum of time constants, respectively, evaluated by the software when
operating in full spectrum mode.
In general, a large number of time constants is obtained by this method (the
identification reported in Figs. 2.7 and 2.8 is obtained with more than 600 time
constants) and then the Foster model must be transformed in Cauer model.
This step can give rise to numerical problems, in fact, the evaluation of ratio-
nal polynomial transfer function of Foster type
ZTH(s) =
n
i=1
RTHi
1 + s · τi , (2.18)
prescribe the multiplication of nmonomials. Owing to the small values of τi as
the number of monomials exceeds 20-30 the double precision is not sufficient
to correctly evaluate all the polynomial terms. In order to overcome these
limitations, the software for Foster to Cauer transformation has been extended
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Figure 2.8: Time constants spectrum for a device fabricated with 3
stacked chips interleaved by BCB.
using an arbitrary precision mathematical library4 so as to evaluate the Cauer
model (with a very high accuracy) and, subsequently, the structure functions
needed. Because of the extended mathematical precision the final results are
written over files that can be read with standard methods and results can be
re-converted (if necessary) to normal precision.
4The software makes use of the ARPREC (C++/Fortran-90 arbitrary precision package)
library released under the BSD-LBNL license.
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2.2 Compact models to enhance numerical analysis
The analysis of complex electronic systems can be simplified by resorting to
compact thermal models (CTMs) as explained in [31–33]. The main approach
for the development of CTMs is to partition the whole system into several sub-
systems (parts), and then obtain a CTM for each single part. The connection
between sub-systems is maintained through nodes, and the potential, defined
for each node, is shared by all objects connected.
Obviously, under the action of the potentials there are flows (subject to conser-
vation law) inward and outward the nodes connecting the objects. To complete
the system description, a constitutive law per object relating the potentials of
the object with the resulting flows is needed. These relations are directly con-
nected to the first and second laws of thermodynamics used to derive con-
straints on compact models of each domain. Differently from detailed models
where the potentials (temperatures) and fluxes (heat fluxes) are defined over
each point of the boundary, in compact models the whole surface element Si
is associated to a the thermal node.
In general, it is possible to formulate linear relations between the (average)
temperature and heat flux at the thermal nodes. These relations, typically, in-
volve a certain number of parameters that can be simply obtained by means
of numerical simulations or experimental characterization of each single part.
As a result, it is possible to combine all the CTMs to study the behavior of the
whole system.
The common approach in literature is to assume a uniform temperature distri-
bution on the boundary surface elements Si [31]. Nevertheless, the tempera-
ture field is rarely even and to obtain a good accuracy a fine discretization of
the boundary surface (a high number of elementary Si surfaces) is required.
With a proper discretization it is possible to reproduce complex temperature
fields or heat flux distributions on the boundary interface independently of
the boundary condition. This means that changing a part of the system (i.e.,
adding a different package) or environmental condition does not affect CTMs
accuracy. As suggested in [32, 33] this approach can be further improved by
assuming a variable temperature or heat flux distribution over the boundary
interface elements Si. In particular, for example, assuming the temperature
distribution at the thermal nodes to have a prescribed behavior governed by
shape functions can effectively improve the accuracy of CTMs. The first step
to obtain constitutive equations for CTMs is to find the solution of the heat
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conduction equation
∇T 2 + g(r)
k
= 0, (2.19)
where k is the thermal conductivity (in general position dependent) and g is
the power density [W/µm3].
For the sake of simplicity, the following analysis considers a single heat source
that is dissipating power; obviously the results obtained can be extended to
the case of multiple power sources by superposition starting from the single
source case. In order to develop a compact thermal model it is necessary to
approximate the power density as
g(r) = P
σg(r)
Vg
, (2.20)
where P is the dissipated power [W], Vg is the volume of the domain where
the power is dissipated [µm3], and σg(r) is a suitable shape function describing
the position dependence of the power density. This σg(r) is defined to assume
the value of 0 outside the active region of volume Vg. Owing to the fact that the
volumetric integral of the power density must be equal to the total dissipated
power P it is straightforward to obtain the relation that σg(r) must satisfy
Vg
σg(r)dv = Vg. (2.21)
It is assumed that this shape function is bias independent, that is, σg(r) does
not depend on the current and voltage (or dissipated power).
In some thermal studies, e.g. [31], a constant shape function is assumed (i.e., a
uniform power density is considered). In this case, the shape function is simply
equal to unity in the active region, and zero outside obviously verifying that
Vg
dv = Vg.
Apart from power generation, it is compulsory to model the heat exchange
between each thermal node (that is, each partitioned surface Si) and the ex-
ternal environment. For example, the heat exchange between two connected
sub-systems A and B occurs through theN surface elements Si. From a math-
ematical point of view it is possible to define the temperature rise over ambient
in a position ri of the i-th partition of the surface S (indicated as Si) that con-
nects the subdomains
T |ri∈Si = φi(ri), (2.22)
where φi(ri) is the prescribed temperature rise on Si part. It is possible to
assume that the temperature distribution on Si can be expressed by a suitable
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shape function σi(ri)
T |ri∈Si = Ti · σi(ri). (2.23)
These shape functions must satisfy the condition
Si
σi(r)ds = Si, (2.24)
whence it is possible to consider Ti as the average temperature on Si as also
evident by evaluating such a value
1
Si

Si
T (r)ds =
Ti
Si

Si
σi(r)ds = Ti. (2.25)
Equations for a sub-system are obtained by solving the heat equation
∇T 2 + P · σg(r)
Vg · k = 0, (2.26)
subject to the boundary conditions described by (2.23) for all boundary sur-
faces Si where each shape function σi is subject to the constraint (2.24). By
using the Green’s function method [34], the solution of the problem is given as
T (r) = Tg(r) +
N
i=1
TBCi(r) =
=
P
Vg · k

Vg
σg(r
′)G(r, r′)dv′
−
N
i=1
Ti

Si
σi(r
′)
∂G(r, r′)
∂n′i
ds′i,
(2.27)
where G(r, r′) is the steady Green’s function (GF) for the problem at hand
[34], and ni is the outwardly pointing unit normal. The term Tg identifies the
solution of the (2.26) accounting for power generation under homogeneous
boundary conditions (P 6= 0 and Ti = 0). The term TBCi is the solution
with no dissipated power (P = 0), a nonzero excitation at the i-th boundary
surface Si (Ti 6= 0), and zero excitation at all remaining boundaries (Tj = 0
∀j 6= i). Therefore, all terms Tg and TBCi can be easily determined from
N + 1 numerical simulations or experiments, where only one forcing term is
activated; conveniently, sometimes symmetry can be exploited to reduce the
number of simulations/experiments.
To summarize, it can be stated that a compact thermal model provides two sets
of equations:
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• An equation that relates the junction temperature, indicated by T0 in the
following part of this work, and the forcing terms P and Ti. This junc-
tion temperature is the average temperature at some location of interest
(i.e, the base-emitter junction for bipolar transistors).
• The equations at the nodes of CTM relating the power flowing through
the boundary surfaces Si and the forcing terms P and Ti.
Moreover, some constraints deriving directly from the heat flux conservation
(as formerly stated) or by applying the properties of the Green’s functions can
be obtained. The equations and constraints are derived below.
Junction temperature equation. The final goal of the thermal compact
model is, undoubtedly, to allow the evaluation of the temperature in a spe-
cific region of interest indicated as V0. This temperature, as already pointed
out, is sometimes referred to as the junction temperature and can be defined as
the average temperature calculated in a volume V0
T0 =
1
V0

V0
T (r)dv. (2.28)
Substituting the solution (2.27) into (2.28) it is possible to obtain
T0 = RTH0 · P +
N
i=1
ai · Ti, (2.29)
whereRTH0 and coefficients ai can be expressed, according to (2.27), in terms
of Green’s functions. It is worth nothing that RTH0 represents the thermal
resistance related to the sole heat generation.
Boundary equations. It is possible to express the heat flux flowing out from
the j-th node (that is, the boundary surface Sj) as
Pj = −k

Sj
∇T (rj) · njdsj , (2.30)
where nj is the outwardly pointing unit normal and k the thermal conductivity.
By using (2.27), new relations are obtained
Pj = qj · P +
N
i=1
Ti
Rji
, (2.31)
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for j = 1, . . . , N . These relations include N non-dimensional parameters
qj and N2 parameters Rji representing the thermal resistances between the
thermal nodes. These parameters can be expressed, according to (2.27), in
terms of Green’s functions as well.
Constraint relations. Coefficients in (2.31) are subject to some constraints
imposed by heat conservation. The conservation of heat flux implies that the
power generated by the heat source equals the power leaving the body. This
yields, according to [31]
N
j=1
qj = 1
N
i=1
1
Rji
= 0. (2.32)
It is possible to find other constraints for parameters reported in (2.29) and
(2.31) assuming uniform boundary conditions [31], that is, σi(ri) = 1,
N
i=1
ai = 1 Rji = Rij (2.33)
, for j = 1, . . . , N . By applying these relations, the number of simula-
tions/experiments necessary to generate the parameters can be drastically re-
duced. However, when dealing with non-uniform shape functions, relations
(2.33) do not hold any longer.
This CTM formulation is used to simplify the case of the simulation of ultra-
thin chip stacked devices discussed in Section 3.1.5.
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2.3 Model for thermal resistance and capacitance scal-
ing
Most of the existing formulations that describe the dependence of the thermal
resistance upon the effective emitter dimensions (for bipolar transistors) are
markedly inaccurate when applied to state-of-the-art bipolar transistors pro-
vided with isolation schemes. Nevertheless, (approximate) scalable models
for thermal resistance and capacitance could be of extreme importance for the
design of next generation devices/circuits.
Many advanced transistor models (like Mextram-504) include scaling rules for
the electrical quantities that can allow the prediction (with a reasonable accu-
racy) of the device/circuits behavior due to scaling by means of simulations.
Due to the fact that temperature strongly influences electrical characteristics
of devices scalable models for thermal parameters (i.e., thermal resistance and
capacitance) can be highly desired as well.
It was found that a scalable model recently proposed byWu and coworkers [35]
can be successfully employed for modern transistors if a careful, yet simple,
parameter optimization is performed.
The model relies on the knowledge of the thermal resistance of a “reference”
deviceRTHref with an emitter area AEref =WEref ×LEref and makes use of
3 non-dimensional fitting (“geometry”) parameters connected to emitter area
RTHA , emitter width RTHW and emitter length RTHL variation. The thermal
resistance model is defined, according to [35], as
RTH(LE ,WE , AE) = RTHref

1 +RTHA ·

AE
AEref
− 1

+RTHW ·

WE
WEref
− 1

,
+RTHL ·

LE
LEref
− 1
−1 (2.34)
where LE , WE and AE = WE × LE are the length, width and area, respec-
tively, of the emitter stripe.
In principle, apart from the value of a reference thermal resistance RTHref ,
three sets of thermal resistance data are required to evaluate all parameters. In
the latter case, from 2.34 it is possible to write a system of three equations
in three unknowns and solving the system obtain RTHA , RTHW and RTHL
values. However, a better procedure relies on the use of some additional sets
of measurements to be used with an optimization procedure to gain a higher
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accuracy.
On the basis of the thermal resistance model proposed in [35] a simple scalable
model for thermal capacitance has been obtained as well
CTH(LE ,WE , AE) = CTHref

1 + CTHA ·

AE
AEref
− 1

+ CTHW ·

WE
WEref
− 1

,
+ CTHL ·

LE
LEref
− 1
 (2.35)
where CTHA , CTHW and CTHL are non-dimensional scaling parameters con-
nected to area, width and length of emitter, respectively, while CTHref is the
reference thermal capacitance.
A software routine that performs the automatic optimization to evaluate fitting
parameters has been developed as well.

Chapter 3
Numerical analysis of the
thermal behavior of solid-state
devices
T he past decades have seen an unmatched advancement of semiconduc-tor industry. In fact, the constant need to improve the performances
of solid-state devices has driven the research toward the study and fabrica-
tion of faster devices/circuits. Nevertheless, the demand for reduced parasitics
necessary to guarantee improved (with respect to previous generation devices)
performances has forced researchers to adopt increasingly aggressive isolation
schemes (i.e., silicon-on-glass technology [6]). As stated before, the major
drawback of aggressive isolation schemes is connected to the fact that most of
the good electrical insulators have the same insulating behavior from a thermal
point of view that can deteriorate the thermal path and may impose a limit on
the current density for high speed devices [4, 5].
Thermal problems can also arise because of the particular semiconductor ma-
terial used. In fact in the past years there was a rapid ascent in the use of in-
novative materials like III-V compound semiconductors (like GaAs, InP, GaN
etc...). These materials have been introduced mostly as a replacement for sili-
con because of the better performances from an electrical point of view. How-
ever, they often present worse thermal properties; GaAs, for example, has a
thermal conductivity equal to a third of the silicon one.
Moreover, the continuous request of integrating even more features in a sin-
gle chip and the consequent miniaturization of the single device (an aggressive
scaling) contribute to the power density increase [4]. Nowadays, the power
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density of a commercial processor is comparable to the one of a nuclear reac-
tor as clearly evidenced in Fig. 1.2.
Hence, it is clear that the analysis of the thermal behavior of electronic devices
and circuits is a necessary task to optimize performances and avoid undesir-
able effects. As explained in the following, 3-D finite elements simulations
have been extensively used to analyze the thermal behavior of solid state de-
vices and to suggest optimal design rules to mitigate thermal problems.
3.1 3-D FEM thermal simulations
Numerical thermal simulation makes it possible to evaluate the temperature
distribution both under steady-state and transient conditions, identify critical
heat flow paths, determine the effect of technology and layout parameters, and
optimize the thermal architecture. In this section a detailed 3-D thermal sim-
ulation study based on the commercial finite-element-method (FEM) Comsol
software package is presented. The impact of various technological parameters
and material properties is investigated, as e.g., heat source area, thicknesses of
silicon die, as well as the impacts of thermal physical parameters for various
family of solid-state devices/circuits.
3.1.1 Common problems for the thermal numerical analysis of
electronic devices
3-D FEM simulations are very useful to deeply investigate thermal behavior
of solid state circuits and devices. Nevertheless, the attainment of an accurate
simulation is not a trivial task because of the increase of CPU/memory require-
ments with degrees of freedom (influencing the accuracy of solution). For this
reason it is necessary to optimize the design of the device structure within the
simulation environment in order to attain an accurate solution within a reason-
able time. Although a unique approach to simulate structures is not possible
due to the large differences in technology used to fabricate circuits, some com-
mon methods can be employed, which are reported in the following.
Exploit symmetries. It is possible to reduce the number of elements used
within a simulation, simply working on symmetry. In fact, the appli-
cation of an adiabatic condition (i.e., zero heat flux) over the symme-
try planes can help to reduce the number of elements as evident from
Fig. 3.1(a) showing the top view of a SOG device with its symmetry
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planes. In some cases it is possible to simulate only a quarter of the
structure.
Reduce lateral dimensions. Active area in devices is very small if compared
to the chip size or to a whole wafer. It is possible, after a preliminary
study, to reduce lateral dimensions in order to further lower the number
of elements containing the error within a ratio of 1%. In Fig. 3.1(a) it
is shown that the area of 1000×1000 µm2 is used for simulation and is
enough to guarantee satisfactory results avoiding the simulation of the
whole wafer having a diameter of approximately 20 cm as shown in
Fig. 3.1(b).
Selective optimization of mesh. Even if the accuracy of solution is directly
proportional to the number of elements used to mesh the structure it is
almost impossible to use a very fine grid for all practical cases. In fact,
the time needed to solve the problem grows exponentially with the num-
ber of mesh elements and the limited amount of memory can limit, even
more, the possibility to obtain a solution in a reasonable time. An effec-
tive approach is to create a mesh as fine as possible in the zone where
the higher gradient of temperature is expected and use an increasingly
coarser mesh when moving away from the hot zone (i.e., the zone where
the heat is generated). Moreover, the typical sandwich structure of many
devices and the large differences between layers vertical and horizontal
dimensions contributes to jeopardize this scenario1.
Accurate evaluation of physical parameters. The accuracy of solution is
strictly connected to the goodness of thermal parameters. Unfortunately,
novel device technologies introduced new materials where thermal pa-
rameters are pretty unknown due to fact that they are influenced by a
multitude of factors (e.g., layer thickness, details of deposition tech-
nique, impurities, quality and shape of the crystal, and temperature).
For this reason it could be necessary to perform a calibration of thermal
parameters before running accurate simulations.
Simulations follow the general approach defined in the former section and
Fig. 3.2 reports the schematic flow-chart of the semi-automatic Comsol-based
software programmed in house to perform accurate simulations. The software,
called Autosolver in the rest of this work, receives (as evident from Fig. 3.2)
1Layer thickness can be of the order of µm or nm while length and width can also be of the
order of mm (see also Fig. 3.1(a)).
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(a)
(b)
Figure 3.1: Top view (a) of a typical silicon-on-glass bipolar transistor
with the simulated part compared to (b) a whole wafer. The portion of
simulated device is enclosed by dashed blue lines. It is worth nothing
that the active portion is 120×120 µm2 whilst the simulated area is
1000×1000 µm2.
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the layout of the device2, a description of material layers and thermal parame-
ters as inputs. By providing these inputs to Autosolver the software evolves as
follows
• A 2-D structure on the basis of data contained in the layout is generated.
• The generated 2-D structure is further optimized by correcting geomet-
rical errors (i.e., lines not connected etc...) and exploiting the possible
symmetries (in order to reduce structure complexity).
• After these steps the software is able to automatically build a 3-D repre-
sentation of the structure making use of the technology information (i.e.,
thickness of the layers, displacement etc...) and using 3-D transforma-
tion techniques (extrusion).
• Physical properties are applied to the problem to solve.
• Autosolver tries to generate an optimized mesh that can be further mod-
ified by the user (i.e., to enhance some details).
• The problem can, finally, be processed by the solver (a commercial
FEM [36]) to obtain solution data that can be further postprocessed
to obtain quantities (i.e., thermal resistance and impedance) and graphs
(i.e., temperature distributions) of interest.
When some thermal parameters are unknown or not very accurate, an in house
routine can be employed (its flow-chart is reported in Fig. 3.3) to accom-
plish the optimization of physical quantities starting from thermal resistance
or impedance (i.e., obtained from measurements) for a reference structure3.
2The software is able to automatically read a standard GDS file format and to extract geo-
metrical data.
3Starting values of unknown thermal parameters can be obtained, in a first approximation,
by using the literature values or applying the method described in Section 2.1.3.
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Figure 3.3: Calibration strategy used together with Autosolver rou-
tines in order to optimize thermal unknown parameters.
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3.1.2 Silicon-on-glass technology
Silicon-on-glass technology can be considered the ultimate solution for reduc-
ing electrical parasitics [6]. In fact the lossy silicon substrate is replaced by a
dielectric (i.e., glass) as evident from Fig. 3.4 depicting process steps.
Figure 3.4: Schematic representation of main steps for the fabrication
of SOG devices.
• The starting material to fabricate SOG devices is a SOI wafer, where
devices are fabricated during the first step.
• After devices are fabricated, the glass substrate is glued onto the SOI
substrate.
• The wafer is flipped and prepared to finally remove the excess silicon.
• Silicon is removed using the buried oxide (BOX) as etch stop.
• All devices are completely surrounded by insulating materials.
In Fig. 3.4 the double side contacting process steps are not reported in order to
simplify the technology description. Nevertheless, a typical cross-section of a
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EBC
Si substrate
B C
(a) Bulk BJT RTH ≈ 400K/W
Si substrate
EBC B
(b) SOI BJT RTH ≈ 1200K/W
Sioxideglass SiNx Al/Si(1%)
C
glass substrate
BEB
adhesive
700 µm
back-wafer
front-wafer
x
z
-8 8
2.5
(c) SOG BJT RTH ≈ 16000K/W
Figure 3.5: Schematic cross-sections of bipolar transistors with var-
ious isolation schemes: (a) conventional bulk-silicon technology, (b)
trench-isolated device on a SOI substrate, and (c) SOG BJT. The
numerically-evaluated thermal resistances refer to devices having the
same emitter area of 1×20 µm2.
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SOG bipolar transistor is reported in Fig. 3.5(c) where the complete isolation
of device is even more apparent. Fig. 3.5 shows various isolation schemes for
silicon bipolar transistors, from bulk to silicon-on-glass. It is worth noting
that in the latter situation (Fig. 3.5(c)) the conflict between electrical and
thermal performance is pushed to the extreme. In this case bipolar transistors
are characterized by a thermal resistance that can be two orders of magnitude
higher than the one of comparable bulk-silicon transistors (Fig. 3.5(a)).
For this reason an accurate thermal analysis must be carried out in order to
evaluate the impact of main design parameters on the static and dynamic
thermal behavior of devices.
SILICON AREA
EMITTER
BASE
BASE
LE
WE
S2
S1
TRENCH
Figure 3.6: Representation of main layout parameters involved in the
project of SOG bipolar transistors.
The main design parameters for a fully isolated bipolar transistor (single
device) fabricated in this technology are reported in Fig. 3.6. They are the
emitter length LE and width WE , as well as the distance of the emitter from
the trenches that defines, someway, the silicon island surface. Such distances
are identified as S1 and S2 in Fig. 3.6; other quantities of interest are the emit-
ter area AE = LE ×WE and the aspect ratio AR = LE/WE.
Another important factor in the evaluation of the behavior of these devices is
the possibility of the addition of aluminum nitride (AlN) layers that can be
used to “beat the heat”. As depicted in Fig. 3.7, AlN layers can be integrated
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Si oxide AlN glassSiNx Al/Si(1%) Cu
C
glass substrate
BEB adhesive
700 µm
back-wafer
front-wafer
Figure 3.7: Cross section of a typical SOG bipolar transistors with
AlN heatspreaders integrated during both front- and back-wafer pro-
cessing.
during both the front- and back-wafer processing, and such films [14] can be
an effective way of reducing the thermal issues of devices. More in general,
thin films of high thermally conductive materials can be integrated in differ-
ent technologies in order to reduce thermal issues. The deposition process of
AlN µm-thick layers to be used as heatspreaders must overcome some diffi-
culties due to the piezoelectric effects of the material and the tensile stress.
Full details of AlN layers deposition are reported in [14, 37] but it is worth
noting that AlN is fully compatible with silicon technology, it is neither con-
taminating nor poisonous (in contrast to other materials like, e.g., beryllia),
and it can be deposited and etched by means already available in conventional
silicon technology. Geometrical details of the simulated single-finger devices
(corresponding to fabricated test structures) are reported in Table 3.1.
Calibration procedure. Not all thermal parameters for the materials in-
volved in the structure simulation are known. For this reason the calibration
procedure (as reported in the former section) was performed in order to evalu-
ate the unknown thermal parameters. First, a reference structure without heat-
spreaders was numerically simulated by tuning (as reported in Fig. 3.3) the
specific heats of silicon nitride, glass, and glue so as to guarantee the best fit
with the experimental thermal impedance over the whole time range consid-
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Table 3.1: Single finger device geometry details.
Emitter area Aspect ratio Emitter-to-trench
Device AE =WE × LE AR = LE/WE distances
[µm × µm] [µm / µm] S1 [µm] S2 [µm]
1×2.5, 2×5, 3×7.5 2.5 2.5 5.5
1×5, 2×10, 3×15 5
1×10, 2×20, 3×30 10
devA 1×20, 2×40, 3×60 20
1×30, 2×60, 3×90 30
3×6.6 2.2
4×5 1.25
1×2.5, 2×5, 3×7.5 2.5 2.5 10
1×5, 2×10, 3×15 5
1×10, 2×20, 3×30 10
devB 1×20, 2×40, 3×60 20
1×30, 2×60, 3×90 30
3×6.6 2.2
4×5 1.25
1×2.5, 2×5, 3×7.5 2.5 4 14
1×5, 2×10, 3×15 5
1×10, 2×20, 3×30 10
devC 1×20, 2×40, 3×60 20
1×30, 2×60, 3×90 30
3×6.6 2.2
4×5 1.25
1×2.5, 2×5, 3×7.5 2.5 6 14
1×5, 2×10, 3×15 5
1×10, 2×20, 3×30 10
devD 1×20, 2×40, 3×60 20
1×30, 2×60, 3×90 30
3×6.6 2.2
4×5 1.25
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ered. By converse, all other parameters are taken from the literature. In par-
ticular, the thermal conductivities of SiO2 and SiNx are set as in [38] and [39],
respectively, and the mass density of the glass category adopted for the sub-
strate transfer was taken from the datasheet. After these parameters are ex-
ctracted with a good approximation, a SOG device provided with a 2-µm-thick
polycrystalline AlN layer on the front-wafer was simulated, and the thermal
conductivity and specific heat of AlN were calibrated so as to favorably match
the thermal impedance measured on the same AlN-cooled BJT. As far as the
AlN thermal conductivity is concerned, the best fitting for the thermal resis-
tance was achieved with a value of 17 W/mK; all optimized parameters are
reported in Table 3.2.
Table 3.2: Thermal parameters for SOG technology.
Thermal Specific Mass
Material Conductivity Heat Density
[W/mK] [J/gK] [g/cm3]
Silicon (Si) 140 0.71 2.33
Silicon Nitride (SiNx) 0.65 4 3.1
Silicon Oxide (SiO2) 0.65 1.4 2.3
Aluminum (Al) 200 0.9 2.7
Aluminum Nitride (AlN) 17 0.63 3.3
Glue 0.55 0.85 1.5
Glass 0.55 0.01 2.43
Copper (Cu) 400 0.385 8.9
The reference structure used to accomplish the simulation tasks is reported in
the Fig. 3.8 where the inherent symmetries of the device are exploited in order
to reduce the problem (as also depicted in Fig. 3.1(a), only a quarter of the de-
vice is simulated). As an enhancement the base and emitter lines – which lie on
the front-wafer in the actual (i.e., fabricated) devices – were more accurately
defined within the environment of the simulator as clearly evidenced in the
zoom-in of Fig. 3.8. A metal bondpad common to both emitter and collector
metal tracks is considered not to jeopardize the structure symmetry; such an
approximation was suitably found not to lead to loss of accuracy from the ther-
mal standpoint. Even if such an enhancement, in the structure to be simulated,
was shown not to significantly contribute to the evaluation of the (steady-state)
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thermal resistance, it was revealed to be indispensable to correctly predict the
thermal transient behavior in devices with an AlN layer deposited on the front-
wafer. In this case, indeed, the emitter and base metal tracks represent a fun-
damental path for the heat to be quickly transferred from the active region to
the AlN heatspreaders (by-passing the insulating SiNx layer, see also Figs. 3.7
and 3.8).
Owing to the fact that the bondpads, during the performed measurements,
are connected to measurement equipment and, to some extent, the heat can
flow through the probes another boundary condition is fixed. In order to em-
ulate this situation, a boundary condition (b.c.) of the 3rd kind (also known
as Robin’s or convective condition) was accounted for over the surface of
the bondpads when numerically simulating the domains under analysis. The
Robin’s condition relates the outgoing heat flux to the temperature distribution
over the bondpad through a parameter called heat transfer coefficient, which is
defined as [34]
h(x, y, z)|S = f(x, y, z)|S
T (x, y, z)|S − TAMB , (3.1)
where f(x, y, z)|S is the heat flux, T (x, y, z)|S is the temperature over a given
surface S, and TAMB is the ambient temperature. For SOG transient simu-
lations, this parameter was set at a constant value of 5 W/K·cm2. Moreover,
nonlinear thermal effects (i.e., the dependence on temperature of the thermal
conductivities) were disregarded for SOG devices without appreciable loss of
accuracy in simulations. As can be clearly seen in Fig. 3.9, the simulated and
measured values of thermal impedance versus time exhibit a good accuracy
for structures with and without a 2-µm-thick AlN heatspreading layer. Further
details on experimental characterization of silicon-on-glass bipolar transistors
are provided in Chapter 4.
Impact of design parameters on thermal behavior. Figs. 3.10 and 3.11
show the influence of layout parameters on the thermal response of the sim-
ulated transistors. These figures report also the points (black dots) where the
thermal impedance reaches 90% of the steady-state value (that is, the thermal
resistance RTH ) being a good estimation of rise time tR (see Chapter 1 for
its definition) since the time instant needed to reach 10% of the steady-state
value is two orders of magnitude lower. The thermal resistance decreases with
increasing emitter area, whereas the rise time increases with AE for devices
either with or without AlN heatspreaders (as clearly shown in Fig. 3.10). A
reduction of 35% is obtained, for layout devA in situations with or without
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Figure 3.8: 3-D illustration (not to scale) of the structure of an SOG
bipolar transistor used for thermal simulations and calibrations. A
zoom-in of the silicon island evidencing the double side contact is
shown as well.
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Figure 3.9: Measurements (symbols) and simulations (solid lines)
both for devices with and without AlN heatspreaders. All data refer
to geometry devA with an emitter area of 1×20 µm2.
AlN heatspreaders, when comparing a structure with AE = 3× 60 µm2 to one
with AE = 1× 20 µm2 (meaning that a device with a silicon area of 910 µm2
is compared to one of 300 µm2, respectively).
On the other hand, the rise time for the device with larger silicon island
increases by 27%. Fig. 3.11 depicts the impact of aspect ratio variation for
devices with and without a 2-µm-thick AlN layer on the thermal impedance.
Like in the previous case the increase in AR leads to a growth of tR and a
decrease in the thermal resistance. A variation ofAR from 1.25 to 20 produces
a reduction in thermal resistance of 16% and a consequent increase of the
rise time of 17% for devices both with and without AlN heatspreaders. In
conclusion, if an increase in silicon area (obtained by either increasing the
emitter area or the aspect ratio by keeping fixed the distance from the trenches)
leads to lower RTH , on the other hand, it causes an increment of tR. This can
also be observed when increasing the distance from the trenches, as evident
from Fig. 3.12, where passing from layout devA to devD (increasing silicon
area from 300 to 928 µm2, respectively) there is a decrease in RTH of almost
24% and an increase of 20% in rise time.
Thermal resistance decrease and tR increase obtained by increasing the sil-
icon island volume (by either increasing emitter area, aspect ratio or distance
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Figure 3.10: Simulated thermal impedance versus time for a devA
layout by varying emitter area and keeping constant aspect ratio for
devices without and with a 2-µm-thick AlN layer. The points where
the thermal impedance reaches the 90% of the steady-state values are
marked by black dots.
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Figure 3.11: Simulated thermal impedance versus time for a devA
layout by varying aspect ratio and keeping constant emitter area for
devices without and with a 2-µm-thick AlN layer. The points where
the thermal impedance reaches the 90% of the steady-state values are
marked by black dots.
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Figure 3.12: Simulated thermal impedance versus time for devices
having a fixed emitter geometry by varying emitter-to-trench distance
for devices without and with a 2-µm-thick AlN layer. The points where
the thermal impedance reaches the 90% of the steady-state values are
marked by black dots.
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from the trenches independently from the addition of AlN) can be physically
explained as follows. It is possible, to perform a first-order analysis, to assume
that the dynamic electrothermal feedback can be described with a single-pole
RC network. Due to the geometrical features of the typical SOG transistor,
the thermal capacitance is much more sensible than the thermal resistance to
variations of the silicon island size.
This is even more apparent in the Fig. 3.13 where an extensive numerical
0 2 4 6 8 1 0 1 2 1 4 1 6 1 8 2 0 2 22 0
2 2
2 4
2 6
2 8
3 0
3 2 6 0 8 4 1 0 8 1 3 2 1 5 6 1 8 0 2 0 4 2 2 8 2 5 2 2 7 6 3 0 0 3 2 4





The
rma
l re
sist
anc
e R
TH [
kK/
W] 	
5
1 0
1 5
2 0
2 5
3 0
Thermal capacitance CTH  [nJ/K]
5
1 0
1 5
2 0
2 5
3 0
Thermal capacitance CTH  [nJ/K]
Figure 3.13: Thermal resistance and capacitance obtained by first or-
der approximation versus emitter length for devices having a fixed
width and devA layout. Simulations data (symbols) are reported to-
gether with (solid line) fitting curve. Silicon area values are reported
as well.
analysis performed on devA-layout BJTs (not equipped with AlN layers) with
WE = 1 µm and by varying the emitter length LE (keeping unchanged the
distances between emitter edges and trench sidewalls) allows determining that
RTH ∝ A−0.23island whereas CTH ∝ A+0.67island. It should be underlined that the
“sole” thermal capacitance was conventionally calculated as the CTH value
such as the quantity (2piRTH · CTH)−1 equates the “real” thermal cut-off fre-
quency resulting by the optimized multi-pole Foster network obtained by the
software described in Chapter 2.
3.1. 3-D FEM thermal simulations 63
Fig. 3.14 shows that employing aluminum nitride layers beneficially influences
the thermal behavior under both steady-state and transient conditions; the cool-
ing action of AlN layers yields both a thermal resistance and rise time lower-
ing. A 6-µm-thick AlN layer integrated on the front-wafer produces reductions
amounting to 80% and 40% in RTH and tR, respectively. A physical expla-
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Figure 3.14: Simulated thermal impedance versus time for devices
having a fixed emitter geometry and varying AlN layer thickness rang-
ing from 0 to 6 µm. The points where the thermal impedance reaches
90% of the steady-state value are identified with filled symbols.
nation can descent directly from the inspection of the parameter values in the
Table 3.2. This allows clarifying that the specific heat of the AlN film is lower
than those corresponding with the other insulating materials surrounding the
silicon island, while the thermal conductivity is much (proportionally) higher;
as a result, the heat redistribution within the SOG structures is faster com-
pared to AlN-free devices. An extensive number of calibrated 3-D thermal-
only FEM simulations allowed to “monitor” that the AlN films effectively
contribute – due to their relatively high thermal conductivity – to spread the
heat from the power dissipation region toward both the pads and glued glass
substrate, thereby reducing the base-emitter junction temperature as clear from
Fig. 3.15.
The numerical tool can be also effectively exploited to detect temperature maps
over specific device regions. This can be particularly helpful to
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• Effortlessly explore the influence of alternative materials on the thermal
device behavior.
• Quantify the thermal coupling between elementary transistors integrated
in the same chip.
As an example, Fig. 3.16 reports the normalized temperature distributions
within two SOG bipolar transistors when the steady-state condition is reached.
It shows the simulated temperature increase over ambient normalized to dissi-
pated power over the cross-section of a BJT without heatspreaders (enclosed
within the dotted line in Fig. 3.5(c)) and with a 2-µm-thick AlN layer (the both
with a 1×20 µm2 emitter area and devA layout). An inspection of the pictures
reveals that the temperature field
• Is fairly uniform within the silicon island (a kind of plateau can be dis-
cerned).
• Clearly benefits from the cooling action of emitter and base metal tracks
(placed on the front-wafer) on the device without heatspreaders.
• Evidences the role of AlN in redistributing the heat generated within the
thin island.
Moreover thanks to optimization software it is possible (for more details see
Chapter 2) to report simulation results in frequency domain as showed in
Fig. 3.17 where black dots identify the value of thermal impedance magni-
tude at the thermal cut-off frequency fTH . It can be seen that fTH decreases
by enlarging the silicon island while increasing with AlN thickness. This can
be also inferred from the rise time behavior since fTH is inversely propor-
tional to the rise time of the unitary step response. Comparing a device with-
out AlN heatspreaders with one having a 2-µm-thick AlN layer, it could be
possible to interpret the increase of fTH as a disadvantage for small signal op-
eration [40–42]. However, the very small value of thermal cut-off frequencies
evaluated (around 1KHz) does not pose a critical threat for small signal opera-
tion of these devices; it should be considered indeed that the electrical cut-off
frequency fT of a SOG bipolar transistor with same geometrical parameters is
several orders of magnitude (tens of GHz) higher than the thermal cut-off fre-
quency (few KHz) as can be seen also in Section 4.2.2 containing experimental
details.
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(a)
(b)
Figure 3.15: 3-D thermal simulations of bipolar transistors without (a)
AlN heatspreader layer and with (b) a 2-µm-thick AlN layer for a SOG
BJT having devA layout and AE = 1× 20 µm2.
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(b)
Figure 3.16: Simulated contour plots of the temperature increase
above ambient normalized to dissipated power for device devA with
AE = 1 × 20 µm2 (a) without and (b) with an AlN layer at one time
instant, namely, 0.01 s, as evaluated over a section crossing the emit-
ter stripe center. The dashed zone identifies the 12(×25)×0.94 silicon
island whilst the small rectangle coincides with the heat source.
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Figure 3.17: Thermal impedance magnitude as function of frequency
for various emitter areas. All simulations refer to layout devA with and
without a 2-µm-thick AlN layer on the front-wafer. Also identified are
the magnitudes corresponding to the cut-off frequencies (black dots).
Multi-finger bipolar transistors. The calibrated FEM simulator was exten-
sively used to evaluate the thermal behavior and thermal coupling of different
layouts of multi-finger transistors. Moreover, it was employed to study the
influence of emitter segmentation on the thermal behavior of silicon-on-glass
transistors. In particular, several three- and four-finger layouts (depicted in
Fig. 3.18 and Fig. 3.19, respectively) were simulated in order to provide a deep
comprehension of the layout on the thermal coupling of devices. The values of
self-heating (RTHii) and mutual (RTHji with j 6= i) thermal resistances were
extracted for all tested layouts. These values were used to perform accurate
electrothermal simulations by means of electrothermal tools as explained in
Chapter 5.
It is worth noting that in trench isolated 3-finger SOG transistors there
is a non-uniform temperature distribution mostly due to the interconnection
scheme. In fact it is clear in Table 3.4 that SOG devices of layout T32-HOR
and T15-VER present a finger with a higher self-heating thermal resistance
(#3 and #1, respectively). The addition of a 2-µm-thick AlN layer is beneficial
for thermal resistance reduction and for an even temperature distribution. Dis-
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Figure 3.18: Microscope image of three-finger silicon-on-glass bipo-
lar transistors having different topology and isolation schemes. Trench
(left) isolation vertical (T15-VER) and trench (right) isolation hori-
zontal (T32-HOR) three-finger bipolar transistors are shown in the two
top images. Junction (left) isolation vertical (J62-VER) and junction
(right) isolation hexagonal (J38-HEX) three-finger bipolar transistors
are shown in the two middle images. Trench (left) isolation hexago-
nal (T59-HEX) and junction (right) hexagonal isolation (J59-HEX-L)
three-finger bipolar transistors are shown in the two bottom images.
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Figure 3.19: Schematic emitter layout of a four-finger silicon-on-glass
device with different topologies, from top to bottom: horizontal, verti-
cal, rhombus, and square configuration.
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42.5 µm
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junction-isolated emitter fingers
Figure 3.20: Schematic layout of emitter segmentation for a device
having a total emitter stripe area AE = 1 × 60 µm2. From top to
bottom, respectively, are reported: two-, three-, four- and five-part seg-
mented emitter.
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crepancies between elementary fingers still exist but the differences are very
small so that they do not pose a threat for an even temperature distribution. A
more symmetric design, like the hexagonal one, can warrant a more even tem-
perature distribution as can be noticed by the self-heating and mutual thermal
resistance values in Table 3.4. The junction-isolated devices present a lower
self-heating thermal resistances and an higher mutual thermal resistance than
the trench isolated counterparts (see for example T59-HEX and J59-HEX).
The self-heating thermal resistance reduction can be easily explained by the
increase of silicon volume while the mutual thermal resistance increase can
be explained by the fact that elementary devices share the same silicon island
(differently from trench-insulated devices) and the heat can favorably spread
within the silicon island having an higher thermal conductivity with respect to
neighboring materials. Large discrepancies in self-heating thermal resistance
can trigger thermal instabilities to the point that the device with the largerRTH
is the one which takes the biggest amount of current as it will be clarified by
electrothermal simulations in Chapter 5.
Very similarly, in the case of 4-finger layouts is possible to see how the hori-
zonthal design presents the higher self-heating thermal resistance (in particular
finger #4) by inspecting Table 3.5. All simulations evidence that a symmetric
design leads to a more homogeneous distribution of temperature.
A possible way to enlarge the safe operating area of devices is to resort to
emitter segmentation [43, 44], namely, the division of emitter stripe in several
pieces as reported in picture Fig. 3.20. When adopting this strategy, the total
current that can be driven remains unchanged while the thermal ruggedness
is enhanced. In fact the temperature, owing to the increase of parts, becomes
more uniform by increasing the number of devices since they are approaching
(the center-to-center distance of elementary part is reducing), thereby leading
to an increase in thermal resistance as can be seen in Table 3.6.
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Table 3.6: Thermal resistances for segmented emitter SOG bipolar
transistors.
2 parts 1 2
RTHij
1 4200 1250
2 1250 4200
3 parts 1 2 3
RTHij
1 4700 1800 1200
2 1800 4100 1800
3 1200 1800 4700
4 parts 1 2 3 4
RTHij
1 4950 2200 1500 1150
2 2200 4750 2100 1500
3 1500 2100 4750 2200
4 1150 1500 2200 4950
5 parts 1 2 3 4 5
RTHij
1 5220 2470 1700 1350 1150
2 2470 4850 2300 1650 1350
3 1700 2300 4650 2300 1700
4 1350 1650 2300 4850 2470
5 1150 1350 1700 2470 5220
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3.1.3 Simulation of GaAs HBTs
Heterojunction bipolar transistors (HBTs), differently from homojunction
bipolar transistors, are fabricated by employing different semiconductor ma-
terials for emitter and base. When referring, e.g., to InGaP/GaAs HBTs the
emitter is constituted by InGaP and the base (as well as collector, with dif-
ferent dopings, obviously) by gallium arsenide. GaAs HBTs introduce some
advantages over BJTs
• High electron mobility with a consequent decrease in electron transit
time in the base region and a growth of the cut-off frequency for transis-
tor (fT ).
• Lower leakage currents if compared to silicon fabricated BJTs being di-
rectly proportional to intrinsic carrier concentration (GaAs has a 4 orders
of magnitude lower intrinsic concentration with respect to Si).
• Low noise.
These advantages make GaAs very suitable to power microwave and military
applications. Nowadays, GaAs HBTs are very diffused in power amplifiers
for mobile communications. Unfortunately, GaAs HBTs present, apart the ad-
vantages exposed, a fundamental limit due to thermal issues. In fact, thermal
conductivity of GaAs is one third of the one corresponding to silicon thus ex-
acerbating the thermal issues so that the thermal management of devices must
be accurately analyzed. A typical example of thermal issues in GaAs HBTs is
the collapse of current gain. This phenomenon can be evinced [45–49] by the
rapid decrease of forward gain while increasing VCE as clearly evidenced in
Fig. 3.21 (reporting the collapse of current gain for a three-finger GaAs HBT)
posing a serious limitation for power amplifiers.
InGaAs/GaAs fabricated by Skyworks Inc. CA are numerically analyzed in
order to evaluate the thermal behavior and to extract the thermal matrix (i.e.,
self-heating and mutual thermal resistances, see Section 1.1 for definitions)
suitable to be used in electrothermal simulations. Table 3.7 reports the val-
ues of some electrical parameters for a “horse-shoe” shaped emitter having
an emitter area of about 60 µm2; each value is reported with the correspond-
ing measurement condition. These devices feature a collector-base mesa and
several thin layers forming the emitter mesa as evidenced in the SEM image
reported in Fig. 3.22. It is worth noting the typical contact scheme “CEBEC”
is used to reduce the base-collector capacitance.
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Figure 3.21: Collapse of current gain of a three-finger InGaP/GaAs.
Also evidenced is the “stable” negative differential resistance (NDR)
region.
Figure 3.22: SEM image of a horse-shoe shaped InGaP/GaAs having
an area of about 60 µm2. Emitter and collector-base mesa are evi-
denced as well. Image courtesy of Skyworks CA Inc.
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Table 3.7: Main electrical parameters of a “horse-shoe” shaped In-
GaP/GaAs, courtesy of Skyworks Inc. CA.
Parameter Measurement conditions Value
Current Gain (β) IB = 0.1 mA/µm2 115
Base sheet resistance 225 W/
BVEBO JE = 100 nA/mm2 9.3 V
BVCBO IC = 200 nA 27 V
BVCEO JC = 0.5 mA/mm2 14.8 V
fT IB = 0.1 mA/mm2, VCE = 1.5 V 31 GHz
VCE = 1.5 V
IB = 0.25 mA/mm2, 46.9 GHz
VCE = 1.5 V
MAG IB = 0.1 mA/mm2, 30.4 dB
VCE = 3.5 V, f = 0.9 GHz
IB = 0.1 mA/mm2, 27.1 dB
VCE = 3.5 V, f = 1.9 GHz
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Thermal simulation of InGaP/GaAs HBTs. As evident from Fig. 3.22
these HBTs have a complex 3-D structure, mainly due to the particular emitter
shapes. Fig. 3.23 shows a 3-D illustration of the horse-shoe shaped emitter
device without 2nd metal level to appreciate the complexity of the device; the
emitter stack is composed by several thin stacked layer as evident by schematic
cross section in Fig. 3.24.
The Autosolver software was successfully employed to simulate complex
HBT structures both single- and three-finger devices with different geome-
tries. Geometric details of single-finger devices are given in Table 3.8 while
details of thermal conductivities are reported in Table 3.9.
Table 3.8: GaAs HBTs geometry.
Name Emitter shape Area [µm2]
Q117 Rectangular 120
Q117R Horse-shoe 120
Q56 Rectangular 59
Q56R Horse-shoe 59
Q130 Rectangular 130
Q160 Rectangular 160
Table 3.9: Thermal conductivities for InGaP/GaAs HBTs.
Material Thermal conductivity [W/mK]
GaAs 44.6
AlGaAs 11.0
InGaP 5.2
InGaAs 4.9
Ti 21.9
Au 270.0
It is possible to appreciate the level of simulation detail in Fig. 3.25 that shows
both the simulated pads-equipped Q56R device and a microscope image of
the same transistor; it is evident the small size of active device area (delimited
by a green rectangle in microscopic image) compared to the complete struc-
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Figure 3.24: Illustration (not to scale) of the cross section of a In-
GaP/GaAs HBT. Emitter and collector-base mesa are evidenced as
well.
ture. Thermal non-linearities are taken into account due to the fact that GaAs
thermal conductivity presents a power law dependence on temperature (as pre-
viously shown, see Section 1.3 for further details). This results into an increase
of thermal resistance due to temperature, and, hence, to dissipated power as re-
ported in Fig. 3.26. When the power increases up to 20 mW, RTH increases
of 20% from the value obtained at low dissipated power (i.e., by deactivating
thermal non-linearities). Fig. 3.27 depicts the thermal resistance dependence
on emitter area. It is worth noting that round emitter shaped devices present a
slower thermal resistance decrease with AE if compared to rectangular emitter
shaped ones. This can be obviously explained with the fact the the structure
geometry strongly affects thermal behavior; it can be evinced that a doubling
of emitter area (i.e., from about 60 µm2 to 120 µm2) turns in a decrease of 25%
and 18% for square and horse-shoe shaped emitters, respectively. Thermal
resistances extracted for both single-finger devices and three-finger structures
are reported in Table 3.10 and Table 3.11 (only values related to one active
finger are reported for sake of brevity), respectively.
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Figure 3.25: 3-D thermal simulation (top image) of a horse-shoe
shaped InGaP/GaAs having an area of about 60 µm2. A microscope
image of the device is reported (bottom picture) as well. The small
size of the active part of the device is evidenced.
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Figure 3.26: Thermal resistance dependence on dissipated power of a
horse-shoe shaped InGaP/GaAs having an area of about 60 µm2.
4 0 . 0 6 0 . 0 8 0 . 0 1 0 0 . 0 1 2 0 . 0 1 4 0 . 0 1 6 0 . 0
6 0 0 . 0
7 0 0 . 0
8 0 0 . 0
9 0 0 . 0
1 0 0 0 . 0 
	





	
The
rma
l re
sist
anc
e R
TH [
K\W
]



Figure 3.27: Thermal resistance dependence on emitter area AE for
different design of emitter for InGaP/GaAs devices. Horse-shoe (tri-
angles) and rectangular (squares) shaped emitters data are showed.
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Table 3.10: Self-heating thermal resistance extracted for various single
InGaP/GaAs HBTs.
Device Thermal resistance [K/W]
Q56 926
Q56R 940.2
Q117 690.4
Q117R 774.9
Q130 653.4
Q160 604.4
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3.1.4 Simulation of GaN HEMTs
High electron mobility transistors (HEMT) are unipolar field effect transis-
tors in which the channel is represented by the junction between two mate-
rials with different bandgaps (differently from MOSFET); they are adopted
for applications at high frequencies where both high gain and low noise are re-
quired (radar, microwave communications, radio astronomy). In the past years,
the power density handled by HEMTs is constantly increased; as a conse-
quence the thermal management has become essential in order to minimize the
temperature-induced degradation of performances [50]. AlGaN/GaN HEMTs
analyzed in this section are fabricated by Selex SI.
10-finger HEMTs. Devices analyzed in this section are called A10D and
P10D; an illustration of the both is reported in Fig. 3.28. The difference be-
tween the two topologies is due to the fact that in A10D design, source termi-
nals are connected all together with a gold airbridge on the frontwafer; such
an airbridge is connected to the “global” source terminal (gold layer on the
backwafer) by using 2 gold vias (see also Fig. 3.28(a)); on-wafer measure-
ment pads are connected to global terminal with other vias. Concerning P10D,
sources are connected to 2 vias assuring the connection with the backwafer
gold layer (“global” source) where the pads are connected through vias. The
two structures share the same die surface, i.e., 880×980 µm2. The cross section
of simulated HEMTs is depicted in Fig. 3.29 while the indicated dimensions
are summarized in the Table 3.12.
Many material parameters show a temperature dependence as detailed
by (1.7). All values for GaN HEMTs are reported in Table 3.13. Con-
versely, the thermal conductivity of AlxGa1-xN can be reasonably considered
as temperature-insensitive and equal to 50 W/mK for T > 300 K within the
range of aluminum molar fractions x of interest [51]. Concerning the GaN
layer, it is possible to find large ranges of variation for both k0 (50-130 W/mK)
and m (0.43-1.4) as reported in [52, 53] depending on the doping (hydrogen),
impurities and defects. The substrate of devices is made of 6H-SiC show-
ing a strong dependence of thermal conductivity on temperature as reported
in [54] and can change with doping and purity of samples. The features of
the transition layer are not known; for this reason a simple parametric analysis
changing both thermal conductivity and thickness has been carried out. This
analysis was devoted to investigate the impact of transition layer properties on
the thermal behavior of the device. In particular, thermal conductivity was var-
ied between 10 e 100 W/mK while thickness between 10 and 100 nm.
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(a)
(b)
Figure 3.28: Illustration of the simulated 10-finger AlGaN/GaN
HEMTs with airbridge (a) connecting individual sources (A10D) and
without airbridge (b). In the latter case (P10D), sources are connected
to backwafer contact with two more vias.
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Table 3.12: Dimensions of the main parameters of interest in HEMT
structures.
Parameter Dimensions [µm]
LDS 4 (from layout)
LG 0.4 (from layout)
LGS 1.3 (from layout)
LGD 2.3 (from layout)
LS 20 (from layout)
LD 20 (from layout)
tS0 = tD0 0.220
tS1 = tD1 0.6
tS2 = tD2 4
tG1 0.04
tG2 0.3
tTrl unknown
tSub 70
tBck 10
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Figure 3.29: Illustration of the cross section of an individual finger
in a HEMT device. Planes at a fixed z are depicted as well (namely,
interface, GaN and SiC).
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Figs. 3.30(a) and 3.30(b) show the normalized temperature increase for de-
Table 3.13: Thermal parameters employed in HEMT simulations.
Material Thermal conductivity (k0) [W/mK] m
6H-SiC 370 1.49
GaN 130 1.4
AlGaN 50 0
Transition layer 10-100 0
Ni 90 0
Ti/Al/Ni/Au 203 0
Ti/Pt/Au 131.2 0
Au 300 0
vices A10D and P10D, respectively with a transition layer having a thickness
of 50 µm and a thermal conductivity of 50 W/mK. It is worth noting that in
both cases the Autosolver software exploited the intrinsic symmetry of devices
to reduce the number of degrees of freedom (horizonthal symmetry plane). All
the analyses have been performed by taking into account non-linear thermal
effects and considering all the power sources “activated” (i.e., all the 10 ele-
mentary devices in conduction). In Figs. 3.31 and 3.32 thermal resistance de-
pendence on transition layer thickness and thermal conductivity are reported,
respectively. Fig. 3.31 depicts the thermal resistance of both devices by varying
the thickness tTrl with a fixed power of PD = 10W, a thermal conductivity of
kTrl = 50W/mK, and a baseplate temperature TB = 300 K. The increase of
thermal resistance with thickness of the transition layer amounts to about 1.3%
for device with airbridge (namely, A10D) and 3.9% for P10D. Thermal resis-
tance of A10D exceeds the one of P10D by 6.3% considering tTrl = 10 nm
and 3.7% for tTrl = 90 nm. The reason of this discrepancy is twofold
• In the “colder” transistor P10D, gold vias (contacting source pads to
back wafer gold) are nearer to heat dissipating regions than in A10D ,
thus enhancing the heat removal effect.
• To a minor extent, it has to be considered that P10D gates are longer
(116 µm) than the ones of A10D (112 µm), thereby reducing the power
density (for the same dissipated power).
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(a)
(b)
Figure 3.30: 3-D view of the normalized temperature increase for
HEMTs (a) A10D and (b) P10D. The inset shows the vias connecting
individual sources to the “global” source contact (i.e., the gold layer
on the backwafer).
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Figure 3.31: Thermal resistance dependence on transition layer thick-
ness both for A10D and P10D HEMTs. Non-linear thermal effects are
accounted for.
Fig. 3.32 shows the thermal resistance of A10D and P10D HEMTs as a func-
tion of thermal conductivity (from 10 to 100 W/mK) of the transition layer for
various thicknesses (i.e., 10, 50, and 90 nm). For tTrl = 50 nm, it is possible
to obtain a RTH reduction of 3.1% by increasing the thermal conductivity in
the range considered for both devices.
Due to thermal non-linearities of some materials used to fabricate HEMTs,
it follows that the thermal resistance depends on the dissipated power. This
dependence is clarified by Fig. 3.33 where the dissipated power is varied in
the range between 1 and 25 W while keeping constant the geometrical and
physical parameters of the transition layer (in particular, kTrl = 50 W/mK e
tTrl = 50 nm). The thermal resistance shows a power dependence on PD for
both A10D and P10D HEMTs, namely,
RTH = RTH0 +A · (PD)n
whereRTH0 is the thermal resistance for very low dissipated power (i.e., when
disregarding non-linear thermal effects), while A and n are fitting parameters.
For both curves in Fig. 3.33 it was possible to evaluate n = 1.49 (somehow re-
calling them parameter of SiC thermal conductivity). In Fig. 3.29 are depicted
the planes for a fixed z, namely,
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Interface is the plane that divides the AlGaN and GaN layers.
GaN is placed in the middle of GaN layer (i.e., 1 µm under the interface layer).
SiC (5 µm) is the plane positioned 5 µm under the interface between transition
layer ans SiC substrate.
SiC (15 µm) is placed 10 µm under the SiC (5 µm) plane.
A 2-D normalized temperature increase distribution on the above planes for
both the A10D and the P10D is reported in Fig. 3.34; the total dissipated
power PD amounts to 10 W. Internal fingers are more prone to self-heating
with respect to lateral ones because of the higher thermal coupling. Another
interesting result is the reduction of the maximum value moving through the
SiC to reach the heat-sink; in fact, the maximum value of normalized temper-
ature reduces of almost 1/4 with respect to the one evaluated on the interface
plane.
Gate dimensions impact on thermal behavior. The investigation of the im-
pact of gate dimensions on the steady-state thermal behavior was conduced on
simplified structures where the metalization layers are removed in order to sim-
plify the analysis. The effect of channel width W and the number of fingers
for a fixed distance between gates LGG (i.e., center-to-center distance between
fingers). Let us suppose that each finger is not thermally coupled with the
neighboring ones thus the thermal resistance for a single finger can be written
like
RTH =
RTHW
W
, (3.2)
where RTHW is the thermal resistance for a millimeter of gate width W
[mm·K/W]. Hence, by ignoring the thermal coupling between n fingers it is
possible to obtain, being all thermal resistances in parallel
RTH =
RTHW
n ·W . (3.3)
Thermal resistance variation with periphery, defined as n · W (obtained by
changing eitherW or n), is summarized in Fig. 3.35. From there, it is possible
to evaluateRTHW = 11mm·K/W. This first order approximation is, obviously,
inaccurate when the thermal coupling starts to become relevant (i.e., fingers
very close). However, the maximum error contemplates an underestimation
of thermal resistance of 19% in the cases considered in Fig. 3.35 (i.e., for the
3.1. 3-D FEM thermal simulations 95
- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0






1 . 2
2 . 0
3 . 0
4 . 0
6 . 0
8 . 0
1 4
1 6
	
- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0
	
	



1 . 2
2 . 0
3 . 0
4 . 0
6 . 0
8 . 0
1 4
1 6


- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0



1 . 2
2 . 0
3 . 0
4 . 0
6 . 0
8 . 0
9 . 0


	

- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0



1 . 2
2 . 0
3 . 0
4 . 0
6 . 0
8 . 0
9 . 0
	


	
- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0






	1 . 2
2 . 0
3 . 0
4 . 0
4 . 5
6 . 0
- 1 5 0 - 1 0 0 - 5 0 0 5 0 1 0 0 1 5 0- 1 8 0
- 1 2 0
- 6 0
0
6 0
1 2 0
1 8 0



	
	

1 . 2
2 . 0
3 . 0
4 . 0
4 . 5
6 . 0
Figure 3.34: Normalized temperature increase over the planes of inter-
est for both (left) A10D and (right) P10D. Pictures from top to bottom
refer to interface, GaN and SiC (5 µm) planes, respectively.
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Figure 3.35: Thermal resistance dependence on the periphery. Data
relate to various emitter widths and number of elementary fingers. The
dotted curve represents the trend of RTH .
largest periphery as expected). A better approximation can be obtained with a
very small error by
RTH =
RTHWa
(n ·W )p , (3.4)
where RTHWa = 12.5 mm·K/W and p = 0.94 are fitting parameters that
takes into account the thermal coupling. With these data the maximum error
obtained amounts to 4%.
Dynamic behavior of P10D. By resorting to the approach proposed in Sec-
tion 2.1.2 it was possible to optimize an equivalent thermal compact network
suitable to describe the dynamic thermal behavior of HEMTs. Fig. 3.36 shows
the results of the optimization in time domain for a GaN P10D HEMT. It is
worth noting the inaccuracy of single pole approximation if compared to the
excellent fit obtained with 5 RC cells. Foster network is then transformed to
Cauer network so as to receive information on the dynamical heat propagation
inside the structure of the device; the RC elementary cells can be associated
to the various different material layers. The gradual vertical heat flux can be
appreciated in Fig 3.37 where the dynamic temperature increases normalized
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Figure 3.36: Thermal impedance versus time for a P10D HEMT. Sim-
ulation (symbols) data are reported together with (dashed line) single-
pole and (solid line) five-pole fitting.
to dissipated power are shown for the Cauer network nodes.
Thermal networks optimized parameters are reported in Table 3.14 both for
Foster and Cauer models.
The full spectrum mode (see Section 2.1.3 for detailed description) has
been employed in order to verify the possibility of individuating attach fail-
ures (i.e., the die is not well fixed to the package). To study such a possibil-
ity, three different structures where the device is attached to an heatsink (see
Fig. 3.38 for a cross section) with an epoxy resin4 were conceived; this resin
is considered homogeneously distributed in the ideal case while, in the other
two cases it presents voids disposed following various geometrical schemes
(namely, a big central void and a “checkers” distribution), to model a non ideal
attachment. Fig. 3.39 depicts the simulated curves and the curves obtained by
employing the time constant spectrum for all cases of interest (i.e., the ideal
case with no void, and the two cases with different geometry of voids). The
software evaluated 349 RC cells in the ideal case; on the contrary when voids
4The epoxy resin is Diemat 6030HK, characterized by a thickness of 120 µm, mass density
ρ = 4.5 g/cm3, thermal conductivity k = 60 W/mK.
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Figure 3.37: Thermal impedance versus time for a P10D HEMT at
the various nodes of Cauer network model. (Symbols) Simulation data
are reported together with the (solid line) “global” thermal impedance
evaluated by Cauer model.
Table 3.14: Foster and Cauer optimized network parameters for
HEMT P10D.
Device RTH1 , RTH2 , RTH3 , CTH1 , CTH2 , CTH3 ,
RTH4 , RTH5 [K/W] CTH4 , CTH5 [nJ/K]
Foster Cauer Foster Cauer
0.745847 1.04877 0.405807 0.341103
3.41908 3.81694 2.35841 1.95424
P10D 2.51465 1.91374 23.4375 28.8121
0.916398 1.20311 1583.9 1407.73
2.70016 2.31357 8243.35 8060.49
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GaN
SiC
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Figure 3.38: Illustrative cross section of a GaN HEMT fixed on a heat-
sink with an epoxy resin. The top views of the two void models used
in simulations to emulate a bad attach are reported as well.
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are present the number of elementary networks jumps to 747 and 757 for a
central void and a “checkers” void, respectively. It is worth noting that
• The curves obtained from equivalent networks coincide with the numer-
ical ones.
• There is no influence of the voids on the thermal behavior up to the time
instant 5×10-5 s since the heat has not reached epoxy resin yet.
Once the time constants spectrum is known, it is possible to employ the en-
hanced transformation routine to obtain a Cauer model (with a big number
of elementary RC cells) so as to evaluate the differential structure function
K(RΣ) as explained in Section 2.1.3. The K function is reported versus RΣ
in Fig. 3.40, the peaks indicated by the arrows identify the epoxy resin layer.
The shift of the peaks is connected to the increase of resin defects, representing
a thermal resistance growth (the presence of voids counteracts the heat flow).
This method, for this reason, can be a valid, non destructive, solution to indi-
rectly estimate the effectiveness of attach process.
To solve the numerical issues connected to transformation method from Fos-
ter to Cauer model, the software arbitrary numerical precision5 was set to 80
digits.
5See Section 2.1.3 for major details on Foster to Cauer transformation and the need of arbi-
trary mathematical precision.
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Figure 3.39: Thermal impedance versus time of a GaN HEMT for
different die attach situations (ideal, central and checkers void); (sym-
bols) numerical curves are compared to (lines) modeled characteristics
(see Chapter 2 for details).
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Figure 3.41: Illustration of the schematic cross-section of the single-
level UTCS module.
3.1.5 Simulation of UTCS devices
Semiconductor industry is investing resources into three-dimensional stacked-
die architectures; these are devised to effectively increase the integration den-
sity of semiconductor systems, thereby leading to smaller, lighter, and cheaper
products. Nevertheless, 3-D stacked architectures are particularly prone to
thermal effects since the increase in dissipated power is not accompanied by
a corresponding improvement in cooling efficiency. For this reason cooling
strategies need to be investigated to increase the heat removal capability from
the dissipating regions. Thermal effects can be even more severe in ultra-dense
packaging technologies resulting from the recent advances in thinning and at-
tachment techniques. Ultra-thin chip stacking (UTCS) technology is one of
these advanced technologies suffering from thermal issues. This is mainly due
to the low thermal conductivity of benzocyclobutene (BCB) layers adopted to
electrically insulate silicon chips thinned up to 10 µm. This is necessary to
vertically integrate chips in the structure on the same inactive host silicon sub-
strate [55,56]. Numerical simulator can help in predicting the thermal behavior
and find technology solutions to mitigate thermal issues.
Simulation of single-chip module. A two-dimensional cross section of the
structure analyzed is illustrated in Fig. 3.41 where
• Wdie , Ldie , and tdie are the width, length, and thickness of the thinned
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silicon die containing the dissipating circuitry, respectively.
• WHS and LHS denote the width and length of the superficial (indefi-
nitely thin) heat source, located on the die top.
• Wsub , Lsub , and tsub designate the width, length, and thickness of the
inactive silicon substrate.
• tBCB−ad is the thickness of the BCB layer between active die and sub-
strate.
• Wheader , Lheader , and theader are the width, length, and thickness of
the AlN PGA header.
• tPb/Sn is the thickness of the thermally conductive resin that attaches
the module (i.e., the silicon host) to the package.
The geometrical parameters of a “reference” single-chip structure are reported
in Table 3.15. A “reduced” structure where the resin and header layers are
removed is considered as well. It was found that non-linear thermal effects do
not influence simulation results and for this reason are disregarded6. Metallic
interconnections were neglected since their small size does not sensibly favor
the heat removal [55]. The thin heat source was accounted for by enabling a
uniform heat flux entering the domain. Adiabatic boundary conditions were
assumed for both top and lateral faces of the structure.
The AlN header bottom in contact with the board is considered isothermal
at ambient temperature, while the top and lateral surfaces are assumed adia-
batic. The inherent system symmetries are exploited to reduce the number of
elements by simulating only one quarter of the structure7. The self-heating
thermal resistance of the “reference” single-die module was evaluated to be
1.24 K/W, while the value corresponding to the “reduced” module was found
to be 1.02 K/W. Hence it is possible to conclude that the contribution of the
layers beneath the silicon substrate amounts to about 17.5%. The rather low
RTH values are due to the large dissipated areas. The adiabatic condition at top
and lateral faces was justified by demonstrating that a natural convection with
6Amaximum error amounting to less than 1%was determined at a dissipated power of 20W.
7A typical mesh for UTCS structures comprises about 5×105 elements and 7×105 degrees
of freedom. When disregarding nonlinear thermal effects, a steady-state solution is evaluated in
about 300 seconds when using a workstation equipped with 2 hexacore 2.43 GHz CPUs and a
100 GB RAM
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Table 3.15: Geometrical parameter values of the reference structure.
Parameter Value [µm]
Wdie = Ldie 5620
WHS = LHS 4240
Wsub = Lsub 6200
Wheader = Lheader 15000
tdie 10
tBCB−ad 3
tsub 500
tPb/Sn 50
theader 760
Table 3.16: Thermal conductivities employed for UTCS FEM simulations.
Material Thermal conductivity [W/mK]
Si 148
BCB 0.18
Pb/Sn 36
AlN 150
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a heat transfer coefficient h amounting to 2 W/m2K applied to the top and lat-
eral surfaces [56] does not influence appreciably the results. To better quantify
the heating action of the BCB layer, a fictitious structure where all the BCB
is substituted by silicon was simulated. It is worth noting that the resulting
RTH reduces to about 0.39 K/W, that is, a value more than three times lower
than that of the BCB-equipped module. By considering the temperature rise
over ambient normalized to dissipated power along a vertical line crossing the
center of the dissipating region (see Fig 3.42), the influence of the 3-µm-thick
BCB layer is apparent. Fig. 3.43 depicts the RTH variation with heat source
area AHS =WHS × LHS , which was varied by keeping all other parameters
(including Adie = Wdie × Ldie) equal to the reference values, for both the
complete and reduced modules. The thermal resistance increases from 0.92
(AHS = 2.5 × 107 µm2) to 537.4 K/W (AHS = 100 µm2) for the reference
thickness of the die (10 µm). When increasing the die thickness to 20 µm the
analogous values were found to be 0.94 K/W and 408.8 K/W. This means that
the beneficial impact of the increased silicon die thickness, due to the larger
volume where the heat can spread, is higher for low dissipating areas; in par-
ticular, a maximum thermal resistance decrease of about 38% was detected.
On the contrary, the influence of the resin and PGA header was estimated to be
negligible for small heat source dimensions, while increasing up to 19% larger
value of heat source considered (i.e., AHS = 2.5× 107 µm2).
The influence of the adhesive BCB layer interposed between the thinned
silicon die and the host substrate was examined by varying its thickness from 3
(the reference value) to 20 µm. Fig 3.44 groups the results that can be explained
and summarized as follows
• The thermal resistance increases from 1.24 to 5.44 K/W by ranging the
BCB thickness from 3 to 20 µm for a reference die (tdie = 10 µm).
• For a thicker silicon die (tdie = 10 µm) the cooling effect due to the
spreading action is more perceptible at higher values of tBCB−ad; in
fact, the thermal resistance reduction amounts to 6.6% for tBCB−ad =
20 µm while being only 2.7% for tBCB−ad = 3 µm.
In Fig. 3.45, ZTH is represented against time for the “complete” single-chip
module, the “reduced” package-free structure, and the corresponding devices
obtained by replacing the adhesive BCB layers with silicon. As evident from
the figure, a longer transient behavior is obtained for the package-equipped
modules, for which steady-state conditions are reached at about 5×10-2 s. On
the contrary, “reduced” modules are characterized by a faster response, the
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Figure 3.42: Temperature rise over ambient normalized to dissipated
power versus z along a vertical cut crossing the heat source center; the
bottom picture is a magnification of the normalized temperature be-
havior within the region delimited by the dashed line in the top figure.
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Figure 3.43: Self-heating thermal resistance RTH as a function of
heat source areaAHS for (solid line) tdie = 10 µm and (dashed) tdie =
20 µm; also shown is (dotted) the curve corresponding to the “reduced”
domain.
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Figure 3.44: Self-heating thermal resistance RTH as a function of
BCB thickness tBCB−ad for (solid line) tdie = 10 µm and (dashed)
tdie = 20 µm; also shown is (dotted) the curve corresponding to the
“reduced” domain.
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Figure 3.45: Thermal impedance ZTH as a function of heat source
areaAHS for (solid line) tdie = 10 µm and (dashed) tdie = 20 µm; also
shown is (dotted) the curve corresponding to the “reduced” domain.
impedance growth ceases at 7×10-3 s. It is worth noting that for times shorter
than 5×10-6 s the heat is still propagating along the 10-µm-thick active sili-
con die, while at t = 1 × 10−3 s it is approaching the bottom of the silicon
substrate. The adverse impact of the adhesive BCB layer on the efficiency of
heat spreading within the structure is apparent, regardless of the presence of
the AlN header. The values of specific heat and mass density employed for the
FEM simulations can be found in [55].
Simulation of three-chip module. The cross section of the “complete”
three-chip structure is represented in Fig. 3.46. The analysis was performed
by alternatively switching on the individual thinned dies, in order to quantify
the values of the thermal resistance matrix (see Chapter 1 for definitions) and
their sensitivity to the BCB interlayer thickness tBCB . All the geometrical
parameters were kept to the reference values with the exception of tBCB . As
a first step, the 1st-level (lower) chip was switched on, while deactivating the
other two.
The thermal resistance variation versus the (common) thickness of the pla-
narization BCB layers interposed between the thinned silicon dies is reported
3.1. 3-D FEM thermal simulations 111
inactive 
silicon (host) 
substrate
tsub
adhesive BCB layer
Wdie
st
1 -level active thinned silicon dieheat source
WHS
tdie
tBCB-ad
Wsub
nd
2 -level active thinned silicon dieBCB heat source
BCB tBCB
rd
3 -level active thinned silicon dieheat source
BCB
tBCB
tdie
tdie
Pb/Sn tPb/Sn
PGA header AlN
theader
T =T =300 Kboard AMB Wheader
BCB
Figure 3.46: Illustration of the schematic cross-section of the three-
level UTCS module.
in Fig. 3.47. It is shown that RTH11 slowly increases because of the slight
decrease in the upward heat flow (while the downward remains unaltered).
Both thermal resistances RTH21 and RTH31 decrease by 8.4% since the ther-
mal coupling is growingly inhibited. RTH31 diminishes up to 12.1% due to the
increase in thickness of BCB layers interposed between the first and the third
chips. Subsequently, the 2nd-level thinned die is activated, while the others
are kept switched off. The behavior of the thermal resistances is reported in
Fig. 3.48; RTH22 swiftly increases from 1.94 to 5.81 K/W, since the heat is
progressively more constrained within the dissipating die by the thicker over-
hanging and overhung BCB layers. The mutual resistance RTH32 between the
upper and the (dissipating) central chip linearly grows mostly because of the
inhibition of the downward heat flux (due to the enlargement of BCB layer);
on the contrary, RTH12 weakly decreases since the downward heat-flux from
the dissipating region is increasingly weakened. Fig. 3.49 illustrates the be-
havior of the thermal resistances as a function of tBCB when the 3rd-level
silicon die is switched on, while maintaining the others inactive. The main
effect of the tBCB increase is that the heat is mostly confined in the top device;
this causes an increase both in RTH33 (spanning from 2.72 to 10.2 K/W) and
RTH23 (ranging from 1.89 to 5.39 K/W); on the contrary,RTH13 reduces since
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Figure 3.47: Self-heating (solid line) thermal resistance RTH11 , and
mutual thermal resistances (dotted) RTH21 and (dashed) RTH31 as a
function of BCB thickness tBCB in the stacked three-chip module in
which only the lower thinned silicon die is activated.
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Figure 3.48: Self-heating (dotted line) thermal resistance RTH22 , and
mutual thermal resistances (solid) RTH12 and (dashed) RTH32 as a
function of BCB thickness tBCB in the stacked three-chip module in
which only the central thinned silicon die is activated.
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Figure 3.49: Self-heating (dashed line) thermal resistance RTH33 ,
and mutual thermal resistances (solid) RTH13 and (dotted) RTH23 as
a function of BCB thickness tBCB in the stacked three-chip module in
which only the bottom thinned silicon die is activated.
the bottom chip is increasingly far (divided by enlarged BCB layers) from the
top chip. Considering a vertical cut crossing the center of the dissipating re-
gion (tBCB = 3 µm), Fig. 3.50 clearly shows that the maximum normalized
temperature rise is equal to 3.22 K/W while the self-heating thermal resistance
RTH33 amounts to 2.72 K/W. Fig. 3.52 details the transient simulation data
corresponding to the latter case (the 3rd-level die is turned on). It is shown
that the temperature rise over ambient of the activated silicon die becomes per-
ceptibly different from zero in correspondence of t = 10−5 s, while that of
the closest chip(s) starts growing at t = 10−4 s, after the heat has propagated
through the electrically (and thermally) insulating BCB layer. This feature is
shared by the transient behavior of the different configurations as can be seen
in Chapter 23 of [57] that collects the results of this work. TheK (see Section
2.1.3 for further details) function for this configuration, showing the peaks cor-
responding to each part of the structure, is reported as an example in Fig. 2.6.
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Figure 3.50: Temperature rise above ambient normalized to dissipated
power along a vertical cut crossing the heat source center when the top
chip is active.
Compact thermal models application to single-chip structure. A major
issue in the numerical thermal analysis of UTCS modules is related to the com-
plexity of the structure, in which heat flows through different regions showing
a huge variation in size and material properties. While the investigation pre-
sented above could take advantage of the symmetry of the structure and dis-
sipation pattern (so that only one quarter of the module could be considered),
however, for non-symmetric structures this simplification is not possible. As
extensively explained in Section 2.2, in this situation, it is possible to resort to
compact thermal models (CTMs) [31–33]. The structure shown in Fig. 3.41
can be subdivided into two subsystems A and B, as illustrated in Fig. 3.53.
Hence, it can be seen that the contact surface between parts A and B can be
discretized into e.g., 2 elements. The thermal resistance of single-level mod-
ules characterized by PGA headers with different thermal conductivities was
evaluated by using the CTM approaches relying on either a uniform or the
position-dependent shape function (see also Chapter 2). In the latter case,
the shape function used for the calculation of the CTM parameters was de-
termined for the reference single-level module (i.e., that characterized by an
AlN header with kAlN = 150 W/mK). Fig. 3.54 reports the reference shape
116 Chapter 3. Numerical analysis of the thermal behavior of solid-state devices
1 0 - 7 1 0 - 6 1 0 - 5 1 0 - 4 1 0 - 3 1 0 - 2 1 0 - 1 1 0 00 . 0
0 . 5
1 . 0
1 . 5
2 . 0
2 . 5
3 . 0
The
rma
l im
ped
anc
e Z
TH [
K/W
]
 Z T H 1 3 Z T H 2 3 Z T H 3 3
t i m e  [ s ]
3 r d - l e v e l  ( u p p e r )  d i e  d i s s i p a t i n gp o w e r
Figure 3.51: Thermal impedance for UTCS three-chip module in
which only the 3rd-level silicon die is dissipating power: (dashed line)
self-heating thermal impedance ZTH33 , and mutual impedances (solid)
ZTH13 , and (dotted) ZTH23 .
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Figure 3.52: Thermal impedance for UTCS three-chip module in
which only the 3rd-level silicon die is dissipating power: (dashed line)
self-heating thermal impedance ZTH33 , and mutual impedances (solid)
ZTH13 , and (dotted) ZTH23 .
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Figure 3.53: Illustration of the CTM formulation for the stacked
single-level module depicted in Fig. 3.41. The system is partitioned
into two sub-systems A and B. The contact interface between subsys-
tems is discretized into 2 surface elements S1 and S2.
3.1. 3-D FEM thermal simulations 119
function used and a 2-D profile of the shape functions obtained by varying
the thermal conductivity of PGA header. The calculation of the thermal re-
sistance was repeated for N = 1, 2, 3 to quantify the accuracy improvement
with increasing the discretization level. CTM-based results are compared to
numerical data for each thermal conductivity of the header in Fig. 3.55. Con-
sidering a single thermal node (N = 1), the error is above 10% for the uniform
case (σ(r) = 1), and decreases with increasing kheader. Obviously, this can
be evinced by the fact that the temperature distribution at the contact surface
becomes more uniform if kheader increases. In the case of the CTM based on a
nonuniform shape function, the error is below 6% and obviously vanishes for
the reference value of kheader = kAlN . The error can be lowered by means of
a finer discretization of the contact surface. Increasing N from 1 to 3 reduces
the error in thermal resistance evaluation of about 50% both for uniform and
nonuniform cases as far as the kheader values farthest from kAlN (i.e., 50 and
250 W/mK) are concerned.
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Figure 3.54: (Top) 3-D and (bottom) 2-D representations of the shape
function σ(r) over the contact interface, as determined through a 3-D
thermal simulation of the single-level module illustrated in Fig. 3.41;
the 2-D shape function shown is determined along a cut crossing the
contact interface center for three values of the thermal conductivity of
the PGA header, namely, (dotted line) 50, (solid) 150 (i.e., the refer-
ence value), and (dashed) 250 W/mK.
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Figure 3.55: Percentage error (in absolute value) in evaluating the
thermal resistances by CTMs in comparison to FEM 3-D results for
the single-layer module shown in Fig. 3.41 as a function of thermal
conductivity of the PGA header. The CTM-based RTH are calculated
by (dotted lines) a uniform shape function σ(r) = 1 [31] and (solid)
the position-dependent σ(r) determined for the reference domain with
kheader = kAlN = 150 W/mK illustrated in Fig. 3.54. Three dis-
cretization levels (N = 1, 2, 3) are considered for both cases.
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3.1.6 Simulation of SiGe HBTs
Recent years have seen a constant interest of the electronic industry in the
area of SiGe HBTs (Silicon-Germanium Heterojunction Bipolar Transistors),
in particular due to the low cost (SiGe process integrates without high costs
with silicon process) and the high performances. The European Project DOT-
FIVE that involves several academic (among which the University of Naples)
and commercial partners (Infineon technologies, ST Microelectronics) was
conceived to reach the frequency of 500 GHz at room temperature with SiGe
HBTs. This kind of performance is usually thought to be only possible with III-
V compound semiconductor technologies. Obviously, SiGe HBTs if compared
to III-V compound semiconductor devices can combine high density and high
frequency of operation with low-cost integration so to make them suitable for
consumer applications. In this scenario, the scaling of devices and the use of
isolation schemes can enhance thermal issues and for this reason a thoroughly
thermal analysis is necessary to avoid performance degradations.
Thermal transient behavior and network identification. Infineon (IFX)
and ST Microelectronics (STM) SiGe technologies were analyzed by employ-
ing the identification software in order to obtain (from 3-D FEM simulations)
the minimum number of RC cells and study results in frequency domain.
Moreover, it is possible, from frequency discussion, to obtain the sole equiva-
lent thermal capacitance CTH of the transistor in a way that the thermal cut-off
frequency fTH of the single-pole pair involving the self-heating thermal resis-
tance RTH (the sum of elementary resistances) and the mentioned capacitance
CTH equates the “multi-pole” network cut-off frequency
fTH =
1
2pi ·RTH · CTH .
Hence, it is possible to observe the cut-off frequency scaling with emitter di-
mensions together with thermal capacitance and resistance and obtain models
to be included in CAD software both for IFX and STM transistors. WE and
LE are the width and length of the emitter stripe (that are assumed equal to the
width and length of the heat source), respectively, whileWEref and LEref are
the reference values. WEref amounts to 0.2 (IFX) and 0.13 (STM) µm while
LEref amounts to 2.67 (IFX) and 9.88 (STM) µm, respectively.
A parametric analysis of the dynamic thermal behavior of both IFX and STM
HBTs was performed by varying the emitter length LE (for WE = WEref ).
Fig. 3.56 shows the thermal impedance versus time as obtained through the
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identification strategy and numerical simulations for various emitter stripe
lengths for both technologies; as can be seen, excellent matching is achieved.
As seen for other category of devices the thermal resistance (the steady-state
value of transient thermal characteristics) reduces with emitter enlargement.
Afterward, network optimized in the time domain (consisting of 8 RC pairs
obtained with a maximum error of 3%; see also Section 2.1.2 for further de-
tails) was exploited to investigate the dynamic behavior in the frequency do-
main. Fig. 3.57 details the frequency response (i.e., the magnitude of ZTH
vs. frequency) for both IFX and STM devices characterized by various values
of emitter length. The ZTH values corresponding to the thermal cut-off fre-
quencies fTH are identified by symbols. It is found that the cut-off frequency
reduces (for both technologies) by lengthening the emitter stripe (i.e., by in-
creasing the length of the heat source). This means that the thermal capacitance
growth prevails over the thermal resistance reduction due to the enlargement
of the silicon volume, a result already found for fully-isolated silicon-on-glass
BJTs in the previous section. The fTH decrease with increasing LE is appar-
ent in Fig. 3.58, which shows that the reduction rate is higher for small LE
values, while fTH tends to be insensitive to LE as this grows higher for both
technologies. From Fig. 3.58 it can be evinced that STM HBTs exhibit higher
thermal cut-off frequency for a prescribed LE ; it should be however remarked
thatWE = 0.2 µm for IFX HBTs while it is 0.13 µm for STM HBTs along the
curves.
Details on the structures and technologies are confidential and can be found
only in DOTFIVE technical reports.
124 Chapter 3. Numerical analysis of the thermal behavior of solid-state devices
1 0 - 1 1 1 0 - 1 0 1 0 - 9 1 0 - 8 1 0 - 7 1 0 - 6 1 0 - 5 1 0 - 4 1 0 - 3 1 0 - 20
2 0 0 0
4 0 0 0
6 0 0 0
8 0 0 0
 Th
erm
al im
ped
anc
e Z
TH [
K/W
]

	

	
	
	
	
	


1 0 - 1 1 1 0 - 1 0 1 0 - 9 1 0 - 8 1 0 - 7 1 0 - 6 1 0 - 5 1 0 - 4 1 0 - 3 1 0 - 20
2 0 0 0
4 0 0 0
6 0 0 0
8 0 0 0
1 0 0 0 0 
	
	
	
	
	

	

 Th
erm
al im
ped
anc
e Z
TH [
K/W
]

Figure 3.56: Thermal impedance versus time for various emitter
lengths both for (top) IFX and (bottom) STM devices. In both situ-
ations, (symbols) numerical and (solid line) data from optimized net-
works are reported forWE =WEref .
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Figure 3.57: Thermal impedance versus frequency for various emitter
lengths both for (top) IFX and (bottom figure) STM devices. In both
situations, the values of the thermal impedance magnitude at the cut-
off frequency are evidenced by symbols.
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Figure 3.58: Thermal cut-off frequency for both technologies (namely,
IFX and STM) versus emitter length forWE =WEref .
Chapter 4
Measurement techniques for
the thermal resistance and
impedance
T hermal experimental characterization of solid-state devices is continu-ously gaining in importance in many technologies, also for low-power
applications. Nowadays, the development of experimental methods allowing a
reliable evaluation of the actual junction temperature Tj of the devices is highly
desired both in steady-state (i.e., the self-heating thermal resistance RTH ) and
transient (i.e., thermal impedance in time or frequency domain ZTH ) regimes.
The last two decades have seen the proposal of many measurement techniques
relying on different approaches (infrared microscopy, Raman spectrography,
pulsed measurements of electrical parameters, etc..) each one having its ad-
vantages and disadvantages. In this scenario, the possibility of accurately eval-
uating thermal parameters of interest for solid-state devices with common (and
cheap) laboratory equipment must be deeply investigated.
4.1 Measurement techniques for the thermal resis-
tance
In the last two decades, a number of methods have been conceived and de-
veloped to indirectly determine RTH through straightforward measurements
of DC electrical characteristics [44, 58–64] for bipolar transistors. However, a
systematic comparison of all these approaches is not found in literature until
127
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now. Moreover, the applicability of these techniques to silicon BJTs, where
the base-width modulation can hamper the thermal resistance evaluation, was
never clearly discussed. The scope of this section is twofold
• Provide a “critical” review of thermal resistance methods based on DC
measurements both for GaAs HBTs and silicon BJTs.
• Propose a novel technique more suitable for transistors strongly affected
by Early effect.
4.1.1 A critical review of thermal resistance DC measure-
ment techniques
To better understand the most important methods for RTH evaluation,
as well as their range of application and limitations is useful to detail
(although not in deep details) the hypotheses from which their formu-
lation is obtained. Some techniques are not described (i.e., [44, 59, 65])
because they are just a direct derivation of previously proposed tech-
niques (i.e., [58]) and do not represent a major improvement (in terms
of accuracy and simplicity) with respect to the original technique.
A. Dawson et al. technique [58]. The first technique to measure the
thermal resistance was proposed in literature by Dawson and his cowork-
ers in 1992 [58]. According to the authors, the method is suitable to
evaluate the RTH for HBTs, where the base width modulation (Early
effect) is negligible. This technique is based on the observation that a
transistor (HBT or BJT) changes its β as well as its VBE according to
the temperature rise due to device power dissipation. From the direct ob-
servation that these parameters depend almost linearly on the baseplate
temperature (TB) it is possible to deduce:
β = β1 +
∆β
∆T
· (Tj − Tj1) , (4.1)
or
VBE = VBE1 +
∆VBE
∆T
· (Tj − Tj1) , (4.2)
where β1 and VBE1 are the current gain and base-emitter voltage evalu-
ated at the device junction temperature Tj1 , being Tj the (base-emitter)
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junction temperature of device. ∆β/∆T and ∆VBE/∆T are the slopes
of current gain and VBE versus junction temperature, respectively. By
recalling that
Tj − TB = Rth · PD, (4.3)
where TB is the baseplate temperature , PD the power dissipated by the
device and RTH is the thermal resistance, it is possible, combining (4.1)
and (4.2) with (4.3), to obtain:
β (TB, PD) = β1 +
∆β
∆T
· (TB +RTH · PD − Tj1) ,
and
VBE (TB, PD) = VBE1 +
∆VBE
∆T
· (TB +RTH · PD − Tj1) ,
respectively. Hence, by simply selecting two different power dissipation
points (PD1 and PD2) at the same baseplate temperature (namely, TB1)
and a point at an higher baseplate temperature (TB2) but the same power
dissipation (PD1) it is possible to evaluate the thermal resistance as
RTH =
VBE(TB1,PD1)−VBE(TB1,PD2)
PD1−PD2
VBE(TB1,PD1)−VBE(TB2,PD1)
TB1−TB2
, (4.4)
and
RTH =
β(TB1,PD1)−β(TB1,PD2)
PD1−PD2
β(TB1,PD1)−β(TB2,PD1)
TB1−TB2
, (4.5)
where (4.4) is considered more accurate than (4.5) by authors because
VBE has a smaller deviation from linearity with respect to TB than β
(see Fig. 4 compared to Fig. 2 in [58]). This technique is based on the
following simplifications:
– The thermal resistance is threated as a constant so it is possible to
use it just in cases where there are no dependencies of thermal con-
ductivity on temperature, which in turn causes a RTH dependence
on both dissipated power and baseplate temperature.
– The technique is rigorously valid only if the linear dependence of
β and VBE on the baseplate temperature is valid in a large range,
but this is strictly true if Tj ≈ TB , which implies that the technique
can be used only for low dissipated powers.
For these reasons, this technique is suitable to accurately evaluate the
thermal resistance only at low dissipated powers.
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B. Reisch technique [61]. In order to adopt this technique, the de-
vice must be biased with a constant VBE under common-emitter con-
figuration and the IB versus VCB curve must be measured. The method
assumes that transistors have a negligible thermal generation in the base-
collector diode (i.e., IB(0, VCB) = 0) [61] and self heating can be ne-
glected. The base current is considered to be independent on VCB up
to the onset of carrier multiplication. The linear increase in ∂IB/IB is
due to the increasing power dissipation in device proportional to VCB .
The extraction of RTH is performed plotting ∂IB/IB versus the change
in dissipated power expressed as P (VBE , VCB) − P (VBE , 0) where
P (VBE , VCB) = IB · VBE + IC · VCE , so it is possible to obtain:
∂
∂P

∆IB
IB

=
∂ ln (IB)
∂P
= RTH
∂ ln (IB)
∂T
,
whence
RTH ≈
k · T 2j
Eg − q · VBE ·
∂
∂P

∆IB
IB

. (4.6)
It is noteworthy that Tj is the junction temperature (i.e., actually an un-
known of the problem) but under the approximation of a low power dis-
sipation Tj = TB the thermal resistance is directly evaluated. On the
other hand, considering (4.6) it is possible to extend the technique and
obtain an expression of RTH dependent on both TB and PD; in fact,
considering C1 = kEg−q·VBE · ∂∂P

∆IB
IB

it is possible to obtain from
(4.6):
R2TH +

2 · TB · C1 · PD − 1
P 2D · C1

·RTH + T
2
B
P 2D
= 0, (4.7)
and thus
RTH (TB, PD) =−

2 · TB · C1 · PD − 1
2 · P 2D · C1

+
−

2 · TB · C1 · PD − 1
2 · P 2D · C1
2
− T
2
B
P 2D
. (4.8)
It is worth noting that (4.8), as an extension of the formulation proposed
in [61], takes into account the dependence on TB and PD, but the range
of dissipated power is limited to the submultiplication zone. On the
contrary, by using (4.6), the dependence on dissipated power is totally
neglected while the TB dependence is taken into account.
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Figure 4.1: Collector current versus base-emitter voltage for (solid
lines) various VCE at a fixed TB . Calibration (dashed lines) curves at
various Tsub at a low VCE are reported as well.
.
W. Liu and A. Yuksel technique [62]. The method proposed in 1995
by Liu and Yuksel [62] relies on the measurements of several IC ver-
sus VBE characteristics at a low VCE0 (i.e., low dissipated power) for
various baseplate temperatures that are used as calibration curves. Then
other measurements are performed at a fixed baseplate temperature TB
in order to obtain the flybacks for prescribed collector-emitter voltages
(at values higher than VCE0) as shown in Fig. 4.1. Considering the points
of intersection between calibration curves and higher voltage curves
(i.e., A, B and C in Fig. 4.1) at a fixed IC it is possible to write, ac-
cording to [62]
TjA = TB +RTHA · PDA =
= TsubA +RTH0 · PD0
TjB = TB +RTH0 · PDB =
= TsubB +RTH0 · PD0
, (4.9)
where TsubA and TsubB are the baseplate temperatures for calibration
curves in points A and B, respectively; PDA = VCE1 · IC , PDB =
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VCE2 · IC and PD0 = VCE0 · IC are the dissipated powers. Iterating the
procedure from (4.9) it is possible to obtain
Tj0 = TB +RTH0 · 0 = TB =
= Tsub0 +RTH0 · PD0
, (4.10)
where Tsub0 is evaluated by extrapolation (at VCE = 0) from the curve
obtained by plotting the calibration temperatures Tsub versus the VCE
values. Thermal resistance extraction with this method is not extremely
accurate because of the approximation done in considering RTH as a
function of dissipated power and not of the baseplate temperature which,
in turn, during the baseplate temperatures sweep at low VCE cannot be
neglected if there are thermal non-linearities (i.e., thermal conductivity
dependent on temperature). In fact, in this case, increasing the baseplate
temperature at a fixed IC (see also Marsh technique and Fig. 4.3) RTH
increases almost linearly with temperature.
C. Bovolon et al. technique [60]. This technique is a direct extension
of [58] with the difference that RTH is considered dependent on dissi-
pated power PD, as well as on TB . For this reason ∆P = PD2 − PD1
and ∆TB = TB2 − TB1 have to be chosen small enough because the
β linearization is considered a “local” property, with this hypothesis it’s
possible to apply the (4.5) to high powers and current densities to extract
RTH(PD, TB). It is noteworthy that [58] and [60] techniques are strictly
dependent on the difference between baseplate temperatures used in the
chosen working points; this means that an error in chuck temperature
control affects directly the measurement of thermal resistance. If ∆TB
is very small the percentage error in evaluation can be very high; just to
fix the ideas, if temperature precision is ±0.1 K (i.e., this is the case of
a good thermal chuck) it is possible that in the two temperature points
evaluation a maximum error (absolute value) of 0.2 K can be committed
which implies an error of 10% in the RTH evaluation in the case of a
∆TB = 2 K. This, obviously, makes it necessary to use a higher ∆TB
inRTH evaluation but keeping in mind that an higherRTH , on the other
hand, voids the hypothesis of local linearization of β. In general a good
compromise is to choose a value of 10-20 K for∆TB .
D. Marsh technique [63]. The technique proposed by Marsh is based
on the measurements of IC versus VCE characteristics at three differ-
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Figure 4.2: Collector current versus collector-emitter voltage at three
temperatures (namely, 300, 310, and 320 K). Data refers to measure-
ments of GaAs HBT Q56R with a fixed base current. Points at the
same IC for various TB are indicated.
.
ent baseplate temperatures and a fixed base current IB as reported in
Fig. 4.2 showing the characteristics of a GaAs HBT (see Section 3.1.3
for description of device). Due to the slope of collector current (if base
width modulation can be neglected) it is possible to select three points
(one point for curve) having the same collector current (as reported in
Fig. 4.2) meaning that in those points β is the same and therefore it is
possible to affirm that the junction temperature Tj is the same for each
working point. Moreover, this technique assumes that RTH is not con-
stant but can be considered dependent on TB at each junction tempera-
ture Tj . This can be proved by means of 3-D FEM simulations as shown
in Fig. 4.3
RTH (Tj , TB) = A+ TB ·B, (4.11)
where A and B depend on junction temperature. Combining (4.3) and
(4.11) for each single polarization point, and remembering that RTH is
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for a fixed Tj . Data refers to 3-D numerical simulations of GaAs HBT
Q56.
.
different for each chosen point, it is possible to find
Tj = TB1 + PD1 · (A+ TB1 ·B)
Tj = TB2 + PD2 · (A+ TB2 ·B)
Tj = TB2 + PD3 · (A+ TB3 ·B)
. (4.12)
With the simple resolution of the system (4.12) it is possible to find Tj
and, consequently, RTH for the particular biasing condition.
E. Menozzi et al. technique [64]. The technique proposed by
Menozzi and his coworkers is based on the observation that when the
Early effect is negligible (as for GaAs HBTs). Thus, it is possible to
write that
IC = IC00 · [1 + k · (Tj − Tj00)], (4.13)
where IC00 and Tj00 are collector current and junction temperature, re-
spectively, corresponding to a reference point in which VCE = VCE0
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.
and TB = TB0 so that PD00 = VCE0 · IC00 and k1 is a constant. Con-
sidering (4.3) it is possible to obtain that
Tj − Tj00 = TB − TB0 +RTH · PD −RTH00 · PD00, (4.14)
whereRTH00 is the thermal resistance at the working point (IC00,VCE0).
In this technique, the thermal resistance is considered dependent on both
dissipated power and baseplate temperature through the following rela-
tionship that has to be written at each TB
RTH = RTH0 +
dRTH
dPD
· (PD − PD0), (4.15)
where RTH0 = RTH(TB, PD0) and PD0 = VCE0 · IC(TB, VCE0). By
substituting (4.14) and (4.15) into (4.13) it can be seen that there is a
quadratic dependence of IC on PD at each baseplate temperature as
clearly visible in Fig. 4.4
IC(TB, PD) = a2 · P 2D + a1 · PD + a0, (4.16)
1In the original technique k sign is minus, here the plus sign is used to maintain generality.
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Figure 4.5: Coefficient a0 versus TB for an HBT GaAs Q56R. (Sym-
bols) measured data and (solid line) linear fit are reported as well.
.
where
a2 = IC00 · k · dRTH
PD
a1 = IC00 · k ·

RTH0 − dRTH
PD
· PD0

a0 = IC00 · [1 + k · (TB − TB0 −RTH00 · PD00)]
, (4.17)
Observing that a0 depends only on TB (see Fig. 4.5) by means of a linear
fitting it is possible to obtain IC00 ·k from a0 and dRTH from a2 as well
as RTH0 from a1 at each TB .
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4.1.2 A novel approach to measure the thermal resistance of
Si bipolar transistors subject to Early effect
Almost all methods proposed were devised for GaAs HBTs and disre-
gard Early effect. Obviously this may lead to unacceptable errors when
applied to Si BJTs owing to the fact that the Early effect is “interpreted”
as an additional thermal effect (as it will clearly shown in the next sec-
tion). For this reason a novel method was proposed in this work as an
extension of the well-known [58] approach; this method is also referred
to as Voltage Plane method. If the Early effect can be neglected, the
slope of the VCB-VBE characteristics at a fixed IE is reduced because of
the sole self-heating. This thermal contribution γSH can be expressed as
γSH =
−φ (IE)RTHIE
1 + φ (IE)RTHIE
≈ −φ (IE)RTHIE . (4.18)
It is worth noting, that (4.18) coincides with the method described
by Dawson [58] and φ(IE) can be determined by the slope of VBE-
TB curves with very low dissipated power at a fixed IE (Tj ≈ TB).
Nonetheless, if the Early effect is not negligible, (4.18) leads to an over-
estimation of RTH values (i.e., in silicon BJTs, where Early effect may
play an important role). More generally speaking, the slope reduction of
the VCB-VBE (with VCB sufficiently lower than the open-emitter break-
down voltage BVCBO) is due both to the electrical phenomenon (Early
effect) and self heating. Hence, it is possible to write
γ = γEL + γSH (IE) , (4.19)
where γ is the slope of VCB-VBE characteristics at a fixed emitter cur-
rent IE . Considering that the sole electrical contribution γEL is constant
in a wide emitter current range as stated in [66], it is possible to evalu-
ate thermal resistance by two sets of measurements. In fact, as can be
observed from (4.18), the term γSH is dependent upon IE and consider-
ing two biasing conditions (two different emitter currents IE1 and IE2)
it is possible to free the thermal resistance evaluation from the electri-
cal feedback (almost independent of the current level). From (4.19) it is
possible to obtain
γ1 = γEL + γSH (IE1)
γ2 = γEL + γSH (IE2)
, (4.20)
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.
and hence
RTH =
γ1 − γ2
φ (IE2) IE2 − φ (IE1) IE1 , (4.21)
where φ(IE1) and φ(IE2) can be obtained by the slopes of VBE-TB
for the two biasing conditions IE1 and IE2, respectively, as shown in
Fig. 4.6. γ1 and γ2 can be evaluated as shown in Fig. 4.7. It should
be considered that this approach does not affect the correct evaluation
of thermal resistance also when Early effect is negligible (γEL can be
neglected with respect to γSH ).
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4.1.3 Comparison of thermal resistance measurement tech-
niques
The thermal resistance, in general, is an unknown of the problem, so,
apparently, there is no possibility to compare different techniques based
on DC characterization. The strategy conceived to evaluate and com-
pare the accuracy of all the techniques is based on the use of “simulated
experiments” where the thermal resistance in assigned by the user2. It is
explained as follows.
1. Isothermal (i.e., pulsed) measurements were performed on GaAs
HBTs and bulk-silicon BJTs with emitter area amounting to 60
and 20 µm2, respectively, at various baseplate (i.e., thermochuck)
temperatures. With this approach it was possible to extract all the
standard and temperature-scaling parameters of detailed in-house
DC electrothermal (ET) transistor models that include the follow-
ing physical mechanisms:
– Early and high-injection effects.
– Series resistances.
– Dependence on temperature of current gain and base-emitter
voltage.
– Impact ionization.
2. Accurate models were then employed to perform ET “simulated
experiments” under any biasing conditions by adopting chosen val-
ues of self-heating thermal resistances (RTH ) in order to account
for the ET feedback.
3. Realistic simulation results are obtained by activating nonlinear
thermal effects (i.e., by including the thermal conductivity depen-
dence on temperature) through the Kirchhoff transformation ap-
proach [65, 67] (see also Chapter 5 for implementation), thereby
enabling the RTH dependence on both dissipated power (PD) and
baseplate temperature (TB).
By resorting to this strategy it is possible to “measure” (by calibrated
simulations) all the DC characteristics needed by any of the measure-
ment techniques to extract the thermal resistance. As formerly stated,
2The thermal resistance is obtained by using the DC “electrical” characteristics, that is, the
RTH input value is not available to the measurement techniques.
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Figure 4.8: Self-heating thermal resistance of a GaAs HBT having
an emitter area of 60 µm2 as a function of dissipated power at TB =
300 K: comparison between approaches [60–64] and the actual RTH .
.
the key point of this approach is that, in contrast to real experiments,
the self-heating thermal resistances (and their sensitivity on PD and TB)
are known, and can be used to compare the accuracy of the extraction
methods. It should be noted thatRTH values of 870 and 470 K/W corre-
sponding to TB = 300 K were adopted for GaAs HBTs and bulk-silicon
BJTs, respectively, as suggested by calibrated 3-D thermal-only FEM
simulations.
Comparison of techniques for GaAsHBTs. Fig. 4.8 reports theRTH
variation with dissipated power for a GaAs HBT having an area of
60 µm2. A comparison is carried out between the results of the experi-
mental procedures [60–64] and the actual RTH at TB = 300 K. As can
be seen, the technique of Marsh [63] guarantees an excellent fit over the
whole PD range. Relatively good accuracy is also provided by Menozzi
et al. [64], Bovolon et al. [60], and Reisch [61], although the latter two
predict aRTH that is insensitive to PD. In [60], this is due to the approx-
imations in the derivation of the approach; in particular, in this method
the evaluation of RTH is based on the use of biasing point at two base-
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Figure 4.9: Self-heating thermal resistance of a GaAs HBT having
an emitter area of 60 µm2 as a function of baseplate temperature at
PD = 60mW: comparison between approaches [60–64] and the actual
RTH .
.
plate temperatures. However, this is not strictly correct owing to the
fact that the thermal resistance depends on baseplate temperature while
in this approach such a dependence is totally neglected. In [61], the
self-heating thermal resistance dependence on dissipated power is not
accounted for. In contrast, the quite intricate technique proposed by Liu
and Yuksel [62] leads to a relatively high error of about 14% at PD = 40
mW and determines a physically meaningless RTH reduction with PD
because of the simplifying assumptions (the thermal resistance depen-
dence on baseplate temperature is neglected) on which the approach is
based. The behavior of RTH as a function of baseplate temperature at
PD = 60 mW is depicted in Fig. 4.9. Once again, the strategy proposed
by Marsh [63] provides RTH values virtually coinciding with the actual
ones. The procedure of Menozzi and his coworkers [64] also guaran-
tees a good accuracy: an average error of about 3% is found over the
whole TB range. The techniques proposed by Bovolon et al. [60] and
Liu and Yuksel [62] correctly predict the RTH increase with TB , al-
though they provide average errors of about 11% and 21%, respectively.
Lastly, the technique of Reisch [62] accurately evaluates the RTH value
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at TB = 300 K (as expected from the previous analysis), but improperly
determines an “unphysical” reduction of the self-heating thermal resis-
tance as the baseplate temperature increases, as a consequence of a strict
assumption when deriving the formula on which the procedure relies.
These results were confirmed by a large number of similar analyses. As
a rule of the thumb, the method proposed by Marsh [63] always results
in an admirable accuracy in evaluating the thermal resistance of a GaAs
HBT over wide PD and TB ranges. Reliable results can also be obtained
by applying the techniques developed by Menozzi et al. [64] and Bo-
volon et al. [60], whereas the other approaches are of little use in most
applications since they are based on simplifying assumptions that may
considerably affect the accuracy of the results.
Comparison of techniques for Si BJTs. In order to compare all the
techniques under analysis in the case of silicon BJTs, the methods devel-
oped by Marsh [63] and Menozzi et al. [64] were extended to account
for silicon BJTs, in which the common-emitter current gain exhibits a
positive temperature coefficient. All other techniques, including the one
proposed in this work, can be applied regardless of the bipolar transis-
tor category. The bulk-silicon transistor analyzed is subject to a base
width modulation with an Early voltage VA = 25 V and characterized
by an open-emitter breakdown voltage BVCBO = 16 V. The thermal
resistance is plotted as a function of dissipated power at TB = 300 K in
Fig. 4.10. As it was expected, the methods from Marsh [63], Menozzi
et al. [64], and Bovolon et al. [60], lead to considerable evaluation er-
rors (up to 200%) as a consequence of the Early effect. In fact in these
approaches the Early effect is erroneously interpreted as an additional
thermal feedback mechanism. A similar behavior can be observed in
Fig. 4.11, which illustrates the thermal resistance as a function of base-
plate temperature at PD = 20 mW. It is noteworthy that the proposed
approach, although not suitable for predicting the RTH sensitivity with
PD, still provides a good accuracy within the whole PD and TB ranges
(errors spanning from 0.5% up to 2.5% are found). As evident from
Figs. 4.10 and 4.11 employing the approaches of Liu and Yuksel [62]
and Reisch [61] can lead to acceptable results, although the latter notice-
ably fails when the baseplate temperature exceeds 350 K. It is important
to underline that also for silicon BJTs with negligible Early effect (ide-
ally with VA → ∞) the method proposed by Marsh [63] turns out to be
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Figure 4.11: Self-heating thermal resistance of a Si BJT having an
emitter area of 20 µm2 as a function of baseplate temperature at PD =
20 mW: comparison between approaches [60–64], the one proposed
and the actual RTH .
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the most accurate. All the results of this study are summarized in [68].
Thermal resistance measurements of real devices. The techniques
analyzed in the previous section have been successfully used to mea-
sure the thermal resistance of a number of different bipolar transistors.
Fig. 4.12 depicts the experimentally determined self-heating thermal re-
sistance for a GaAs HBT with emitter area of 60 µm2 having a horse-
shoe shaped emitter (Q56R). The extraction was performed in the power
range 40-90 mW by keeping the baseplate temperature constant at 300
K. From the results obtained in the previous analysis the curve obtained
by applying the approach of Marsh [63] is expected to provide the most
accurate results. In Fig. 4.13, an experimental analysis is presented to
demonstrate the influence of emitter area (AE) and aspect ratio (AR)
of the emitter stripe on the thermal resistance of SOG BJTs. The in-
vestigation was conducted by keeping constant the spacing between the
edges of the emitter and the island sidewalls. Two methods, namely,
that presented in this work and the one of Bovolon et al. [60], were em-
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Figure 4.12: Measured self-heating thermal resistance of a GaAs HBT
having an emitter area of 60 µm2 as a function of dissipated power at
TB = 300 K: comparison between approaches [60, 61, 63, 64].
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Figure 4.13: Measured self-heating thermal resistance of a SOG BJT
versus emitter area at TB = 300K: comparison between approach [60]
and the one proposed. Data for various aspect ratios are reported as
well.
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ployed to evaluate the thermal resistance. It is interesting to note that
both strategies predict an almost linear lowering of thermal resistance
by increasing AE . Moreover it is worth noting that the method from
Bovolon et al. [60] determines RTH values 15-20% higher than those
calculated by the proposed approach. This discrepancy can be explained
by recalling that the results obtained with the Bovolon et al. [60] ap-
proach are most likely overestimated due to the Early effect (VA was ex-
tracted to be about 35 V for the SOG devices under analysis), although
the electrically-induced error is not as large as in silicon transistors with
thermal resistances lower than a few thousand K/W. In fact in SOG de-
vices the thermal feedback (thermal resistances as high as 20000 K/W)
is predominant over the electrical feedback (Early effect).
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Figure 4.14: Experimental thermal resistance as a function of emitter
area for various values of the aspect ratio of the emitter stripe. All data
refer to geometry devB.
4.1.4 Experimental case studies
The described techniques were applied to a number of devices of differ-
ent technologies in order to evaluate the thermal resistance. In particular,
the method proposed in this work was used to experimentally evaluate
the impact of scaling both on SOG bipolar transistors and SiGe HBTs.
Thermal resistance evaluation for SOG devices. By using the Volt-
age Plane technique it is possible to evaluate the impact of emitter area
on thermal resistance for different aspect ratios of the emitter stripe (see
Section 3.1.2 for the structure details). Fig. 4.14 depicts the almost lin-
ear increase of the thermal resistance as AE reduces logarithmically for
a fixed aspect ratio (as it was previously obtained in Section 3.1.2). It
is noteworthy that the absolute value of the slope of each line increases
withAR; in other words, the influence of the emitter area on the thermal
behavior of the device is more pronounced for higher aspect ratios. This
is even more evident in Fig. 4.15, where RTH is plotted as a function
of the emitter area for different distances of the emitter stripe from the
trench sidewalls. As can be seen, if AE and the spacing between emitter
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Figure 4.15: Experimental thermal resistance as a function of emit-
ter area for geometries (squares) devA, (circles) devB, and (triangles)
devC; two aspect ratio values (5 and 20) are considered for the emitter
window. Values of the silicon island area are reported only for devices
with AE = 20 µm2 and geometry devC.
150 Chapter 4. Measurement techniques for the thermal resistance and impedance
1 1 0 1 0 0 1 0 0 02 5 0 0
5 0 0 0
7 5 0 0
1 0 0 0 0
1 2 5 0 0
1 5 0 0 0
1 7 5 0 0
2 0 0 0 0
2 2 5 0 0
		
The
rma
l re
sist
anc
e R
TH [
K/W
]




Figure 4.16: Experimental thermal resistance as a function of emitter
area for devices with and without a 2-µm-thick AlN layer deposited
on the emitter-base contact side of the devices. Geometries devB and
devC are considered, each for two values of the aspect ratio (10 and
20) of the emitter stripe.
stripe and trench are kept constant, the thermal resistance increases by
reducing the aspect ratio (as also seen in Section 3.1.2). This result was
to be expected, since the volume of the fully-isolated silicon island de-
creases, thereby reducing the heat spreading from the dissipating region;
besides, the heat removal is counteracted by the AR lowering itself. Re-
ducing AR from 20 to 5 while keeping constant emitter area to 20 µm2
and distances S1 and S2 from the trenches (devC layout), leads to a 34%
decrease of the silicon island area (from 812 µm2 to 540 µm2). The
addition of an AlN layer can help to counteract thermal issues as pre-
viously seen in Chapter 3. The beneficial effect of AlN is quantified in
Fig. 4.16 that depicts the influence of a 2-µm-thick AlN layer, deposited
onto the emitter-base side of the device, upon the thermal resistances of
a series of SOG BJTs with different layouts, as well as with a variety of
areas and aspect ratios of the emitter stripe. If AlN-covered devices are
compared to their AlN-free counterparts it can be found that the intro-
duction of the AlN layer leads to a reduction in RTH higher than 60%
for all the geometries considered in this figure, as a consequence of the
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Figure 4.17: Thermal resistance as a function of emitter length LE for
SOG BJTs sharing devA layout and emitter width equal to 1 µm, with
and without a 2-µm-thick AlN layer deposited onto the front-wafer;
(symbols) numerical data are compared to (solid lines) model (2.34)
with optimized parameters.
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high-thermal-conductivity AlN path, which favors the heat transfer from
the active area to both the pads and glass substrate.
Measured data were also used to optimize the parameters of the model,
according to (2.34), that describe the thermal resistance dependence on
the scaling of emitter geometry. The parameters RTHA , RTHW , and
RTHL were extracted considering as reference devices two SOG BJTs
with devA layout and emitter area amounting to 1×20 µm2, without and
with a 2-µm-thick AlN layer as a heatspreader, respectively. It was found
that the attained values lead to errors lower than 2% (without AlN layer)
and 3.5% (with the AlN layer). Fig. 4.17 illustrates the comparison be-
tween model and numerical data as a function of emitter length for both
transistor categories. The model parameters are reported in Table 4.1
for both AlN-free and AlN-cooled devices. Further details can be found
in [69].
Table 4.1: Empirical parameters of (2.34) optimized for the SOG BJTs
under investigation.
Parameters AlN-free BJT AlN-cooled BJT
RTHref [K/W] 20034 6954
AEref =WEref · LEref [µm2] 1× 20 1× 20
RTHA -0.0227 -0.0219
RTHW 0.0417 0.0423
RTHL 0.2848 0.3364
Thermal resistance evaluation for SiGe HBTs. As previously done
for SOG BJTs, it is also possible to evaluate the impact of emitter geom-
etry on the thermal resistance for SiGe HBTs. Although several devices
both from IFX and STM were measured, for sake of brevity only re-
sults relative to STM devices are reported. Fig. 4.18 depicts the RTH
dependence upon LE for various emitter widths WE and two different
technologies, referred to as B3T (presenting fMAX = 350 GHz) and
B4T (with an fMAX of 400 GHz).
It is evident, from Fig. 4.18, that for a fixed emitter geometry, the ther-
mal resistances of B4T devices are 20-27% higher than the B3T coun-
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Figure 4.18: (Symbols) experimental and (lines) numerical self-
heating thermal resistance as a function of emitter length LE for var-
ious WE . As concerns B3T test structures, WE amounts to (open
circles) 0.13, (open squares) 0.38, (open triangles) 0.63, and (open
rhombi) 0.88 µm; for B4T HBTs, WE is equal to (filled circles) 0.16,
(filled squares) 0.36, (filled triangles) 0.61 µm. FEM simulations re-
ferring to B4T transistors are shown only for WE = 0.16 µm (dotted
line).
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Figure 4.19: Self-heating thermal resistance as a function of emitter
length LE for WE values of 0.13, 0.38, 0.63, and 0.88 µm for SiGe
HBTs in B3T technology: comparison between (solid lines) the scal-
able model (2.34) and (symbols) experimental results.
terparts. This result was expected, since B4T HBTs are characterized
by larger trench depths (e.g., 3.5 µm instead of 2.5 µm) and a smaller
spacing between heat source and shallow trench. Moreover, the thermal
resistance sensitivity to emitter length is markedly high for small emitter
lengths while drastically lessening for longer devices regardless of the
technology, and independently of emitter width.
Measured data were employed to optimize the parameters in (2.34) to
describe the thermal resistance dependence on the scaling of emitter ge-
ometry for both technologies.
Data measured and modeled for B3T structures are reported in Fig. 4.19.
As can be seen, a fairly good agreement is obtained. The average and
peak discrepancies amount indeed to about 3.5% and 7% for both B3T
and B4T HBTs. Model parameters are reported in Table 4.2.
4.1. Measurement techniques for the thermal resistance 155
Table 4.2: Empirical parameters of (2.34) optimized for the SiGe
HBTs under investigation.
Parameters B3T B4T
RTHref [K/W] 1901 2423
AEref =WEref · LEref [µm2] 0.13× 9.88 0.16× 9.86
RTHA 0.06206 0.01550
RTHW 0.02278 0.01907
RTHL 0.83179 0.71351
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4.2 Measurement techniques for the thermal
impedance.
The transient thermal impedance represents the thermal response of the
system to a unitary power step and is defined, as previously stated, like
ZTH(t) =
Tj(t)− TB
PD
, (4.22)
where Tj is the base-emitter junction temperature, TB is the baseplate
(i.e., thermochuck) temperature, and PD is the power constantly dis-
sipated by the device. The experimental evaluation of the thermal
impedance versus time can be performed through the “classical” electri-
cal methods described in the early Blackburn and Oettinger paper [70],
namely, the pulsed heating curve and the cooling curve techniques. Both
are based on the monitoring of a temperature-sensitive electrical param-
eter acting as a thermometer (e.g., the forward voltage drop across a
diode). The temperature Tj is, in fact, generally evaluated by observing
the behavior of an electrical temperature-sensitive parameter, like the
base-emitter voltage VBE , used as a thermometer
φ =
∂VBE
∂Tj

IC
. (4.23)
This thermometer can be obtained from isothermal (i.e., pulsed) mea-
surements at various fixed IC , or by using DC measurements at very
low dissipated power (so that Tj ≈ TB) as depicted in Fig. 4.6. From
(4.22) and (4.23) it follows that
ZTH(t) =
∆VBE(t)
φ · PD =
VBE(t = 0)− VBE(t)
φ · PD , (4.24)
where∆VBE(t) is the VBE reduction due to self-heating effects starting
from the instant at which the power step is applied (i.e., t = 0) to the
(arbitrary) time t. When applying the pulsed heating curvemethod [70],
the device under test is biased with a single power pulse, and the tem-
perature is evaluated through the measurement of the voltage drop im-
mediately after the pulse end, provided that a small sensing current (suf-
ficiently low not to heat the device) is applied to allow the voltage moni-
toring. After letting the device completely cool to ambient temperature,
4.2. Measurement techniques for the thermal impedance. 157
a power pulse of larger length is applied and the temperature is measured
again as the pulse is switched off. The procedure is repeated by biasing
the device with multiple pulses of increasing duration until steady-state
conditions are reached (a typical number of recorded points can be in the
order of 50/100). When the cooling curve approach is used, the device
is first heated to steady-state conditions; afterward, the applied power is
totally switched off and the voltage drop is measured during the cooling
phase, provided that a small sensing current is supplied to the diode. The
thermal impedance is then evaluated as [70]
ZTH(t) = Z
C
THMAX
− ZCTH(t), (4.25)
whereZCTH(t) (C stands for cooling) is the thermal impedance registered
during the cooling phase and ZCTHMAX is its maximum (corresponding
to the time instant t = 0). It should be remarked that, employing the tra-
ditional pulsed heating curve technique, it is possible “constructing” the
thermal impedance behavior with a logarithmic time resolution, if pulses
of logarithmically increasing duration are applied, whilst the cooling
curve procedure does not allow acquiring the voltage drop for very short
times. Yet, the cooling curve approach is generally preferred since it is
simpler and faster. In both the versions of the electrical methods devised
to detect the thermal impedance, the voltage drop V across the diode
(and, therefore, the junction temperature Tj) is measured after turning
off the power pulse(s). This is due to a twofold reason
– When the power excitation is supplied by applying a current pulse
to the diode, measuring the voltage drop on a junction while heat-
ing the junction itself might be cumbersome.
– If the voltage drop monitoring is carried out after switching off
the current pulse, one can calibrate the (voltage-junction tempera-
ture) thermometer without resorting to pulsed measurements, i.e.,
the value of temperature coefficient φ can be extracted under DC
conditions by simply varying the baseplate temperature TB , since
Tj ≈ TB when the current conducted by the diode is equal to a
small sensing current (the dissipated power is low).
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4.2.1 On-the-fly cooling curve technique
The “classical” cooling curve approach was extended in this work and an
alternative version that can be referred to as on-the-fly since the voltage
drop across the base-emitter junction of the BJT (VBE) is monitored
when a “cooling”, yet different from zero, power is still applied to the
device. The use of this method is possible since
– The power excitation is not provided by applying a current pulse
to the base-emitter junction, but forcing a collector voltage pulse;
as a consequence, the detection of the base-emitter voltage drop on
the junction is not an issue.
– The thermometer was preliminarily calibrated through isothermal
(i.e., pulsed) measurements performed on a wide current range.
This can be demonstrated analytically by assuming that (i) the dynamic
behavior of the device can be represented by a single-pole thermal net-
work, i.e., a parallel between a thermal resistance RTH and a thermal
capacitance CTH , and (ii) nonlinear thermal effects can be disregarded.
Moreover, it is worth noting that the power is reduced from a heating-
up value PDH to a “cooling” value PDC (conversely, in the classical
technique the power is totally switched off before performing the mea-
surement, i.e., the voltage acquisition) so that PDH > PDC . First, PDH
is applied to the network until steady-state conditions are reached. The
static temperature increase (above baseplate) of the base-emitter junc-
tion is denoted with ∆TjMAX = TjMAX − TB and is equal (by defini-
tion) to RTH ·PDH . As a second step, the power is suddenly reduced to
PDC (at t = 0), during the cooling stage the junction temperature rise
∆Tj decreases from ∆TjMAX = RTH · PDH to the steady-state value
RTH · PDC according to the equation
∆TCj (t) = RTHPDC+
+ (∆TjMAX −RTHPDC) exp

− t
RTHCTH

=
= RTHPDC+
+RTH (PDH − PDC) exp

− t
RTHCTH
 . (4.26)
The cooling thermal impedance ZCTH (t) is defined as the ratio between
the temperature rise above baseplate during the cooling stage and the
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difference between the heating-up (PDH ) and cooling (PDC) powers,
hence
ZCTH (t) =
TCj (t)− TB
PDH − PDC =
∆TCj (t)
PDH − PDC
ZCTHMAX =
∆TCjMAX (t)
PDH − PDC = RTH
PDH
PDH − PDC
, (4.27)
By combining (4.26) with (4.27) it can be deduced
ZCTH (t) =
∆TCj (t)
PDH − PDC =
= RTH
PDC
PDH − PDC +RTH exp

− t
RTHCTH
,
and therefore
ZCTHMAX − ZCTH (t) =
= RTH
PDH
PDH − PDC −RTH
PDC
PDH − PDC+
+RTH exp

− t
RTHCTH

=
= RTH exp

− t
RTHCTH

= ZTH (t)
,
that proves the validity of the method. This demonstration can be ex-
tended to the case of a thermal circuit composed by a series of an arbi-
trary number of RC networks without any effort.
This technique is preferred with respect to the tradition cooling curve
technique because the latter can be critical for the following reason. As
previously mentioned, the supplied power cannot be ideally forced to
zero during the cooling phase, since a sensing current is needed to al-
low measuring the VBE evolution; as a consequence, a yet small power
is necessarily dissipated by the device. However, it was found that
the inaccuracy in the thermal impedance evaluation through (4.25) with
PDC = 0 (that is the traditional approach) is extremely sensitive to this
small (sensing) power when the thermal resistance of the device under
test is particularly high, which might lead to relatively high errors when
dealing with BJTs characterized by full dielectric isolation (i.e., silicon-
on-glass transistors). A simple on-the-fly version of the heating curve
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Figure 4.20: Measured thermal impedance versus time of a SOG BJT.
Curves obtained both with on-the-fly cooling and heating techniques
are represented. ZCTH is reported as well.
method can be exploited by applying only one VCB pulse while keeping
IE constant; in this case, voltage VBE is monitored during the power ex-
citation. If the pulse is sufficiently long to reach steady-state conditions,
one obviously looses the details of the thermal impedance over small
times. As can be observed in the Fig. 4.20, results approximately coin-
cide, thus demonstrating that the temperature dependence of the thermal
parameters of the materials lead to an almost negligible influence on the
thermal impedance behavior for the biasing conditions applied.
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Figure 4.21: Thermal impedance as a function of time obtained by
experiments and by (2.1) using different numbers of RC ports. All
data refer to devB with an emitter area of 1×20 µm2.
4.2.2 Experimental case studies
An extensive measurement campaign has been performed on SOG bipo-
lar transistors to evaluate their transient response. For the first time ther-
mal transient behavior of AlN-cooled devices was experimentally evalu-
ated. Although the results of this study are thoroughly discussed in [71],
it is interesting to report the main findings. The study was performed
by using the on-the-fly cooling curve technique and resorting to identifi-
cation software (see Chapter 2 for a description) for equivalent network
modeling. It is worth noting (as evident from Fig. 4.21) that a three-pole
fit guarantees a sufficient accuracy to correctly describe thermal transient
of bipolar transistors.
Layout effects on thermal transient. Fig. 4.22 clarifies the effect of
varying emitter area for a prescribed aspect ratio for devA transistors
with and without a 2-µm-thick AlN layer acting as a heatspreader. The
thermal resistance decreases while increasing emitter area whereas the
rise time increases with AE for devices either without or with an AlN
heatspreader. In particular, changing AE from 20 µm2 to 180 µm2 (i.e.,
162 Chapter 4. Measurement techniques for the thermal resistance and impedance
1 0 - 4 1 0 - 3 1 0 - 20
1 0 0 0 0
2 0 0 0 0
2 5 0 0 0

	

	

	

	
 

The
rma
l im
ped
anc
e Z
TH [
K/W
]





Figure 4.22: Transient thermal impedance of transistors sharing devA
layout with and without a 2-µm-thick AlN heatspreader, for different
emitter areas by keeping AR unchanged. Both (open symbols) mea-
surements and (solid lines) the 3-pole model are presented. The points
where the thermal impedance reaches 90% of the steady-state value
are identified with filled symbols.
enlarging the silicon island area from 300 to 910 µm2) leads to an in-
crease of tR of 25% and 37% for devices devA without and with an
2-µm-thick AlN layer, respectively. From Fig. 4.23, it can be observed
that the increase in AR leads to a growth of tR whilst the thermal resis-
tance decreases (as also seen in the previous section); varying the AR
from 1.25 to 20, a rise time increase of 14% and 18% arises for struc-
tures devA without and with an 2-µm-thick AlN layer, respectively. As
also stated before (see Section 3.1.2), an increase in silicon area (e.g.,
obtained by increasing either the emitter area or the aspect ratio and
keeping the distances between the emitter stripe and trench sidewalls un-
changed) reduces the thermal resistance and increases the rise time. In
order to give a qualitative interpretation of this behavior – which holds
for both AlN-free and AlN-covered BJTs – let us assume, for the sake
of simplicity, that the electrothermal feedback can be modeled with a
single RC port. Under this hypothesis, it can be found that – due to
the geometrical features of a fully-isolated BJT – the thermal capaci-
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Figure 4.23: Transient thermal impedance of transistors sharing devA
layout with and without a 2-µm-thick AlN heatspreader, for different
aspect ratios by keeping AE = 20 µm2. Both (open symbols) mea-
surements and (solid lines) the 3-pole model are presented. The points
where the thermal impedance reaches 90% of the steady-state value
are identified with filled symbols.
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Figure 4.24: Transient thermal impedance variation with AlN thick-
ness. All data refer to device geometry devA with AE = 1× 20 µm2.
The points where the thermal impedance reaches 90% of the steady-
state value are identified with filled symbols.
tance is much more sensitive to the silicon island size than the thermal
resistance; consequently, the thermal capacitance increase due to the en-
largement of the silicon island dominates over the thermal resistance re-
duction. As a conclusion, laterally extending the silicon island yields a
slower redistribution of the heat in the structure. The integration of AlN
during the front-wafer processing, as clearly evidenced in Fig. 4.24, in-
fluences both the steady-state and transient thermal behavior. First, a
thermal resistance decrease is obtained due to the cooling action of such
a layer, which makes it easier to remove heat from the dissipation re-
gion. Second, the heat redistribution within the structure is more effec-
tive, and the time needed to reach the steady-state condition is shortened.
Such effects are enhanced by increasing the AlN thickness. In particu-
lar, it is found that the addition of a 4-µm-thick AlN layer produces a
decrease in the rise time of 58% with respect to the same device with-
out any heatspreader. By resorting to the single RC port description,
it can be evinced that the thermal resistance lowering dominates over
the small thermal capacitance growth; the AlN layer does indeed form
a low-thermal-capacitance path for the heat flow due to a lower specific
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Figure 4.25: Thermal impedance versus frequency for SOG devices
without and with AlN layers. For the latter case, two thicknesses,
namely, 2 and 4 µm are considered. Also identified are (symbols) the
magnitudes corresponding with the cut-off frequencies. All the devices
share the geometry devA and AE = 1× 20 µm2.
heat than that of other materials surrounding the active device area, as
e.g., silicon dioxide and nitride (see Chapter 3 for more details). These
results were quantitatively confirmed by a thorough numerical analy-
sis performed with the Autosolver software in Chapter 3. The thermal
impedance can be expressed as a function of the frequency by means of
(2.2); this allows the evaluation of thermal impedance magnitude versus
frequency as reported in Fig. 4.25 that depicts the magnitude of ther-
mal impedance versus frequency for three devices, i.e., one without any
heatspreader and the others with AlN layers of either 2 or 4 µm. The an-
alyzed BJTs share the same layout (devA) and emitter stripe geometry
(AE = 1× 20 µm2). The symbols identify the thermal cut-off frequen-
cies fTH , at which the magnitude of the thermal response is reduced by
a factor of
√
2 with respect to the maximum value. It can be observed
that
– fTH is confined to values well below 1 kHz, in agreement with the
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Figure 4.26: Measured cut-off frequency versus collector current den-
sity for a SOG BJT with AE = 1× 20 µm2. The device is biased with
a collector-emitter voltage VCE equal to 1 V.
results obtained in [72] through an AC measurement technique for
comparable transistors.
– fTH slightly increases with aluminum nitride thickness.
The latter result was expected from the tR behavior since fTH is in-
versely proportional to the rise time of the unitary step response. Such
an increase could be in principle interpreted as a disadvantage for small-
signal operation but it should be considered that the electrical cut-off
frequency fT of a typical SOG BJT is several orders of magnitude (tens
of GHz, as shown in Fig. 4.26, which reports fT as a function of the
current density JC) higher than the evaluated thermal cut-off frequency
(hundreds of Hz). As a consequence, thermal issues should not pose
a critical threat for small-signal operation of SOG BJTs. As exten-
sively explained in Chapter 2, it is possible to transform Foster networks
into Cauer model, results for measured devices sharing the same layout
(devA) for the case of a device with and without a 2-µm-thick AlN layer
are reported in Table 4.3.
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Table 4.3: Evaluated RC values for both AlN-free and AlN-provided
SOG BJTs with 1×20 µm2 emitter and devA layout.
Device RTH1 ,RTH2 ,RTH3 CTH1 , CTH2 , CTH3
[K/W] [nJ/K]
Foster Cauer Foster Cauer
6080 13348 84 8.15
No AlN 4850 5751 470 95.25
10700 2531 9.2 760
3140 5027.5 120 14.84
2-µm-thick AlN 625 2212.7 4800 157.15
3930 454.8 17 6399
1760 4652 230 16.59
4-µm-thick AlN 4010 1415 18 290.37
660 363 2800 4691.65

Chapter 5
Development of an
electrothermal circuit
simulation environment
I
n solid state devices the current (and hence the dissipated power) is a
function of device temperature, which, in turn, is determined by the dis-
sipated power. Therefore the determination of device current and tem-
perature represents a coupled problem. To solve the circuit equations the
device temperature must be known Ii = f(Ti), but on the other hand,
to calculate the temperature the power dissipated by the devices should
be known Ti = f(Pi). The importance of thermal effects is evident in
Fig. 5.1 where isothermal (i.e., constant temperature for device) simu-
lations are compared to measured data of the output characteristics of a
Q56R InGaP/GaAs heterojunction bipolar transistor; the power increase
affects device operation augmenting its temperature and causing the de-
crease (in the case of GaAs HBT) of current gain. Obviously, this can
complicate the scenario of accurate circuital simulation. The solution
is to resort to circuit simulation tools where the electrical and thermal
problems are solved simultaneously as shown in the schematic repre-
sentation of Fig. 5.2.
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Figure 5.1: Isothermal simulation compared to real measured data of
output characteristics of a Q56R.
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Figure 5.2: Illustration of the electrothermal coupled problem.
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5.1 Advanced tools for electrothermal simulation
In general, there are two possible solutions to solve the coupled elec-
trothermal problem
– Direct coupling between electrical and thermal solvers; this ap-
proach is based on the solution of the heat diffusion equation at
each iteration point (i.e., by using a FEM solver) but also needs a
huge computational effort.
– Use of reduced thermal models (e.g., RTH matrix or equivalent
thermal networks) whose parameters can be extracted in advance
through measurements, numerical simulations, or analytical mod-
els.
The latter approach is the most convenient from a computational point
of view, although details on the internal temperatures, different from Tj
cannot be directly deduced. Moreover it is worth noting that
– Some commercial circuit simulators (PSPICE) does not present
thermal models, so in theory the temperature is a constant param-
eter and does not change during the simulation process;
– Most advanced simulators (like ADS and Spectre) include ad-
vanced electrothermal models for devices; if enabled, the elec-
trothermal feedback can be accounted for through a simple single-
pole equivalent network; however:
* Only self-heating effect is included, that is, thermal coupling
between devices is not taken into account leading to markedly
inaccurate results when the temperature of a transistor is af-
fected by other (close enough) devices
* Thermal parameters (RTH , CTH ) have to be set manually in
the thermal circuit
* Single-pole thermal circuits have insufficient accuracy when
describing transient evolution (as diffusely discussed in the
former chapters).
The software tool was developed following two approaches, one based
on the macromodeling technique (suitable for SPICE-like simulators)
[73, 74] that is employed to account for the electrothermal feedback,
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Figure 5.3: Flow-chart of the electrothermal tool.
temperature sensitivity of key electrical parameters, and unique phenom-
ena like impact ionization. The other approach relies on the exploiting of
the thermal node that most of the tools adopted in the CAD arena [75,76]
incorporate in recent device models; this way it is possible to connect an
electrothermal feedback block (projected by various approaches) to the
temperature terminal. This way it is possible to evaluate temperature rise
from the dissipated power and, hence, consider the evaluated tempera-
ture as an additional input that can influence temperature-sensitive pa-
rameters, thereby allowing the description of self-heating (SH) effects.
According to the latter approach the electrothermal feedback block can
be implemented by means of symbolically defined devices (SDD, that
are multiport components where current on one port is defined as e.g.,
voltage on another port;), by Verilog-A (for simulators accepting this
format) or equivalent networks (made of passive elements, can become
very complicated, so it is unpractical for a large number of devices).
The software tool flow-chart is reported in Fig. 5.3; it is possible to iden-
tify the following phases
Preprocessing. This phase takes in charge, substantially, the genera-
tion of thermal feedback block (i.e., the thermal matrix). The tool
offers several possibilities for the generation of the thermal resis-
tance/impedance network. One possibility relies on the automatic
evaluation of thermal feedback block through the closed-form an-
alytical formulations proposed in [15, 77] for the steady-state and
transient cases, respectively. In this particular operative mode the
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software calculates steady-state or transient properties by using the
layout informations (i.e., emitter window for bipolar transistors).
Another possibility is to provide a thermal feedback block by using
other tools (i.e., FEM simulator, measurements) through a thermal
matrix file (i.e., a simple textual file containing information on the
thermal feedback block). Once the thermal matrix has been gen-
erated, the ET feedback block has to be integrated in the “solely”
electrical schematic in order to obtain an electrothermal network.
Circuit Simulation. It is worth noting that there are no differences
between the approach of “macromodeling” and “thermal node”
up to this point. When using the macromodeling approach (i.e.,
for SPICE-like simulators) an electrothermal macromodel must be
created for the device to extend the simulator capabilities, which
contains all the electrical laws governing the device behavior with
temperature-dependent parameters and should be connected to the
ET block (that is obtained in the previous phase). On the con-
trary, if the simulator offers the possibility of using a thermal node
the simple electrical isothermal schematic is enriched (as shown
in Fig. 5.4) with the ET feedback block (that can be realized in
Verilog-A, SDD or equivalent networks). The ET feedback block
is employed to calculate the corresponding junction temperature
increases above ambient (node voltages of the ET feedback block)
starting from the powers dissipated by all transistors (currents in
the thermal equivalent network) during the electrothermal simu-
lation. It is worth noting that internal thermal networks (namely,
a single RC network) must be disabled in order to correctly per-
form simulation. The simulation of the whole ET network is per-
formed by a commercial simulator (i.e., PSPICE or ADS). After
the simulation is finished, results are passed back to the tool for
post-processing phase.
Postprocessing. The post processing stage is partly charged to the sim-
ulator (i.e., generating IV characteristics etc..) but mostly is as-
signed to the external tool. The software imports the results from
the commercial circuit tool and is capable of use them for fur-
ther purposes like evaluating thermal maps (by means of analyt-
ical methods). It is possible to visualize thermal maps over a reg-
ular grid at different DC bias points (using layout information).
Fig. 5.5 shows the thermal maps evaluated for a simulated three-
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Figure 5.4: Illustration of the electrothermal schematic for a 5-finger
simulation. The additional thermal and power nodes used to intercon-
nect the pure electrical device to the thermal feedback block are evi-
denced.
finger GaAs device dissipating a (total) power of 300 mW.
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Figure 5.5: Thermal map (top) and contour (bottom) plot of a 3-finger
InGaP/GaAs HBT dissipating 300 mW.
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Figure 5.6: Simulated output characteristics of a 3-finger GaAs HBT
with (solid line) and without (dashed line) thermal non linearities.
5.2 Non-linear thermal effects
Many semiconductor materials show non-linear thermal behavior be-
cause of temperature dependence of physical parameters (i.e., thermal
conductivity (1.7)). The effect of thermal non-linearities is an exac-
erbation of the thermal issues as clearly depicted in Fig. 5.6 showing
the (simulated) output characteristics of a 3-finger GaAs HBT with and
without those effects. It is worth noting that at low dissipated power, the
curves are identical, indeed at low dissipated power levels the tempera-
ture increase (∆T = RTH · PD) is negligible and the thermal conduc-
tivity is nearby equal to k0. On the contrary, the rise in dissipated power
reduces the thermal conductivity, thus causing the reduction of device
capability of heat conduction. This can be inferred by the leftward shift
of the collapse of current gain, that is, the device thermal instability con-
dition is reached before the predicted point. For this reason it is clear
that thermal non-linearities have to be accurately discussed and properly
included in simulations. Conveniently, if the thermal conductivity de-
pendence on temperature can be expressed as a power law (see (1.7)) the
non-linear thermal problem can be solved through a very effective ana-
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lytical formulation, namely, the Kirchhoff transformation [67]. This is a
linear transformation and it is possible to implement it in electrothermal
circuit simulation tools by an additional block that modifies the linear
increment of temperature in the non-linear counterpart. The procedure
can be described as follows [40, 67, 78–82]
– The heat diffusion linear equation (where k(T ) = k0 is constant) is
solved so as to obtain a temperature increase above T0 (i.e., = 300
K) that can be indicated as ∆Tlin = Tlin − T0, where Tlin is also
referred to as “pseudo-temperature” [78];
– In the electrothermal circuit simulator ∆Tlin = RTH · PD is eval-
uated;
– It is possible to determine the non-linear problem solution ∆T by
using [79]
∆T = T − T0 = T0 ·

1− (m− 1) · ∆Tlin
T0
 1
1−m
− T0, (5.1)
where T is the “absolute” temperature corresponding to the non-
linear problem.
Obviously, the non-linear temperature rise is different (in general
higher1 if m > 1) and hence, calculating thermal resistance (∆T/PD)
a new value is obtained as it was done in Section 4.1.1 to compare ther-
mal resistance measurement techniques. This procedure is correct if the
baseplate temperature is equal to the reference temperature (TB = T0);
when TB 6= T0 the problem must be tackled in a slightly different way.
Let us suppose TB > T0; in this case, (1.7) can be written as
k(T ) = k(TB) ·

T
TB
−m
, (5.2)
whence (5.1) can be rewritten as
∆T = T − TB = TB ·

1− (m− 1) · ∆Tlin(TB)
TB
 1
1−m
− TB, (5.3)
where ∆Tlin(TB) is the linear temperature increase evaluated when the
thermal conductivity k = k(TB) = k0 ·TB/T0−m. The thermal resistance
1For the temperature range of interest in semiconductorsm > 1, thus thermal conductivity
increases with temperature.
178 Chapter 5. Development of an electrothermal circuit simulation environment
obviously modifies in comparison to the value at T0; according to [65]
it is possible to write, with a good approximation
RTH(TB) = RTH ·

TB
T0
m
, (5.4)
where RTH is the thermal resistance evaluated at T0, so that
∆Tlin(TB) = RTH(TB) · PD. (5.5)
It is worth noting that RTH(TB) is to be evaluated through (5.4) only
if another formulation is not provided (i.e., a linear dependence, values
provided with 3-D FEM simulations, measured values). These results
were thoroughly verified by means of 3-D FEM simulations.
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5.3 Electrothermal circuit simulations
The software tool was extensively used with a number of different bipo-
lar families in order to predict thermal instabilities like “flyback” and
current “bifurcation” in single- and multifinger transistors (see Section
1.4 for more details). This section reports the main findings both for In-
GaP/GaAs HBTs (see Section 3.1.3 for structure details) and SOG BJTs
(see Section 3.1.2 for structure details). It is worth noting that the use of
an accurate thermal simulator allows the correct prediction of SOA and
to access temperature details of the single devices of the circuit in order
to counteract thermal instabilities at the design stage (i.e., by adopting
emitter ballasting, or emitter segmentation). The models used to per-
form electrothermal simulations both for InGaP/GaAs HBTs and SOG
BJTs are developed in house and includes all the relevant physical mech-
anisms [13] (i.e., high injection, impact ionization, etc...).
5.3.1 Steady-state circuit simulations
Steady state circuit simulations are very useful in order to predict the DC
SOA of devices under test and to study possible solutions to counteract
electrothermal issues and, eventually, enlarge safe operating area.
InGaP/GaAs HBTs simulations. The devices are detailed in Section
3.1.3 together with the thermal resistance matrix extracted for multifin-
ger transistors. Fig. 5.7 shows the measured output characteristics for
two Q56R 3-finger configurations that differ by the center-to-center dis-
tance between fingers. It is noteworthy that devices having a bigger
distance between centers (namely, 72 µm) present the collapse behavior
at a lower VCE with respect to devices characterized by a distance of
24 µm. This is due to the fact (see also Table 3.11) that when the de-
vices are close, mutual thermal resistances are higher (self-heating ther-
mal resistance is lower) with respect to the situation of distant fingers,
so that the temperature distribution is more even and the onset of the
collapse (one finger starts to drain all collector current) is shifted right-
ward. Fig. 5.8 shows electrothermal simulation data, where the thermal
matrix is obtained by means of Autosolver, compared to experimental
data for both the cases. Excellent agreement is achieved between mea-
surement and simulation data. The explanation of the collapse is evident
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Figure 5.7: Output characteristics of two 3-finger GaAs HBT config-
uration having different center-to-center distances between elementary
devices: (dashed line) 24 and (solid line) 72 µm. Elementary devices
have 60 µm2 horse-shoe shaped emitters.
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Figure 5.8: Measured (dotted line) versus simulated (solid line) out-
put characteristics of two 3-finger GaAs HBT configuration having
different center-to-center distances between elementary devices: (top)
24 and (bottom) 72 µm. Elementary devices have 60 µm2 horse-shoe
shaped emitters.
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in Fig. 5.9 depicting the collector currents flowing in the individual fin-
gers together with the temperature increases over ambient. It is worth
noting that by means of the electrothermal simulation tool it is possible
to study how the slight differences in device parameters, like (parasitic)
internal emitter resistances, can affect the thermal instabilities as clearly
shown in Fig. 5.10 depicting the output characteristics of a 3-finger de-
vice where each finger has a different emitter resistance. The device
with the smaller emitter resistance is the one draining all the collector
current on the onset of collapse behavior.
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Figure 5.9: Simulated output (top) characteristics and temperature
(bottom) increases of two 3-finger GaAs HBT configuration having
a center-to-center distance of 24 µm. Elementary devices have 60 µm2
horse-shoe shaped emitters. Characteristics relative to each single fin-
ger are reported as well.
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Figure 5.10: Simulated output (top) characteristics and temperature
(bottom) increases of two 3-finger GaAs HBT configuration having a
center-to-center distance of 24 µm. Elementary devices have 60 µm2
horse-shoe shaped emitters. Characteristics corresponding to each sin-
gle finger are reported when the parasitic (internal) emitter resistance
is slightly different for each elementary device.
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Figure 5.11: Common-emitter output characteristics of device devA
with 2-µm-thick AlN layer. (Dotted lines) Experimental curves are
compared with (solid) simulation results. Also shown are the (solid
thick line) flyback locus including both ET and II effects as determined
by [13] and those obtained by deactivating either (dot-dashed line) II
or (dashed line) ET effects. The measured flyback points are identified
by open circles.
Silicon-on-glass bipolar transistors. Electrothermal simulator has
been widely used to study the influence of layout on thermal instabil-
ities [83, 84] on single- and multifinger devices in order to understand
the coupled effect of avalanche and thermal effects on SOA. It was
also used to understand how innovative design patterns can influence
the electrothermal behavior of multifinger transistors. For the SOG de-
vices considered in this work, the analysis demonstrated that ET effects,
due to the high thermal resistances, play a dominant role in defining the
limit of safe operation at low/medium VCE values. This can be evinced
by the output plane shown in Fig. 5.11, individual and combined in-
fluence of ET and II effects are clarified. Both simulated and experi-
mental common-emitter IC-VCE characteristics are shown for a SOG
device having an area of 3 × 90 µm2 and layout devA with a 2-µm-
thick AlN layer. It can be observed that the SOA boundary, due to the
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interdependence between ET and II, becomes increasingly lower than
the ET-only limit as VCE increases and the flyback point gets closer to
the BVCBO + VBE boundary (i.e., for low VBE values). For low VCE ,
the two coincide because avalanche effects are negligible. This exam-
ple supports the general conclusion that the ET-II interplay will always
restrict the SOA more than when solely ET or II effects play a role as
also been reported in [13, 85] in contrast with the unjustified conclusion
drawn in [86].
As previously seen, the segmentation of the emitter into more pieces
would strongly reduce current crowding phenomena as compared to the
one stripe emitter of equal total length. The thermal resistances obtained
in Section 3.1.2 were used in the electrothermal simulation tool, that ac-
counts for both ET and II effects, so that the behavior of the device could
be analyzed for the cases where the emitter stripe was segmented in two,
three, four or five pieces as reported in Fig. 3.20. Results of the simula-
tion are reported in Fig. 5.12 where it is possible to observe that when
the number of segments increases, the separation of the individual cur-
rents starts at higher VCB values, as shown in Fig. 5.12. It should be
noted that, in all cases, the total current remains the same. Fig. 5.12
also shows the temperature difference between the hottest and coldest
segments in each of the designs shown in Fig. 3.20. All the elementary
transistors operate at closer temperatures for a larger range of VCB if the
overall device is split into more segments, which means, in other words,
that the temperature distribution has become more uniform across the
silicon island. The characteristics of three different hexagonal layout
(see Table 3.3 and Fig. 3.18 for more details) solutions are shown in
Fig. 5.13. It is worth noting that, the heat propagates mostly through the
silicon and metal lines; consequently, increasing the amount of silicon
markedly improves the overall thermal stability (J59-HEX topographies
are more stable than T59-HEX). As can be deduced directly from the
thermal resistance matrix reported in Table 3.4 and Fig. 5.13 the sec-
ond finger is the one conducing the highest individual current having the
higher thermal resistance. Four different configurations of the emitter
stripes of a four-finger bipolar transistor are depicted in Fig. 3.19 while
the simulated thermal resistances are shown in Table 3.5. The experi-
mental characteristics of device FOURA (horizonthal topography) are
illustrated in Fig. 5.14, along with the electrothermal simulation results.
Measurements were performed applying two different voltages to the
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Figure 5.12: Simulated common-base characteristics of a device with
emitter stripe partitioned into a different number of segments: (top fig-
ure) Individual collector currents, and (bottom figure) difference be-
tween the temperatures of the hottest and coldest emitter segment ver-
sus collector voltage VCB .
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Figure 5.13: Measured and simulated individual collector currents as
a function of the total collector current ICTOT . Bipolar transistors with
59 µm center-to-center distance between two adjacent emitter stripes
without any heat spreader. Details of topology are reported in Table
3.3.
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collector terminal; as expected, the separation of the individual currents
is triggered at lower values of the total collector current for a higher col-
lector voltage. The electrothermal behavior of the other three layouts
was simulated, and the collector currents of the hottest and coldest fin-
gers for each design are shown in Fig. 5.15 (the temperature difference
between the hottest and coldest finger are reported as well). The ram-
ification of the currents occurs at higher values of ICTOT for devices
FOURC and FOURD, which benefit from a more symmetrical geom-
etry. In other words, for the given biasing conditions, the operating
temperature of the fingers is more uniform in the rhombus and square
layouts than in devices FOURA and FOURB. This has been quantified
in Fig. 5.15. For instance, the maximum temperature gradient in the
overall device, namely, the difference between the temperatures of the
hottest and coldest individual transistors, is 68 and 85 K at ICTOT = 2
mA for FOURA and FOURB, respectively, while being much lower for
devices FOURC and FOURD, as can be read in the inset table. As previ-
ously seen for three-finger transistors, as well as in devices comprised of
four elementary BJTs, the transition between the regions of symmetric
and asymmetric current distribution is more sharply delimited when the
differences between individual fingers are reduced. This is clear from
the simulations in Fig. 5.15, in which the device with the most abrupt
branching of the currents (i.e., device FOURC) is also the one with the
most uniform values of individual self-heating thermal resistances (re-
ported in Table 3.5).
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Figure 5.15: Simulated (top figure) individual collector currents of the
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ure) provides the maximum temperature discrepancies at various val-
ues of ICTOT .
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5.3.2 Transient circuit simulations
The electrothermal transient simulations allowed deepening the compre-
hension of the benefits achieved by using AlN layers in silicon-on-glass
devices [71]. In Fig. 5.16, the simulated collector current as a function
of time is shown for devices with different AlN thicknesses. It is worth
noting that the thermal networks used as ET feedback block are reported
in Table 4.3. The transistors are biased with a fixed value of collector-
emitter voltage VCE and by applying a voltage step in VBE from 0 up to
0.75 V with a rise time of 50 ns. Points A, B, and C, at which the elec-
trothermal transient has by far been extinguished for the three devices,
are also identified on the steady-state IC-VCE characteristics reported
in the inset. In Fig. 5.16 the simulated temperature increase ∆Tj as a
function of time under the same biasing condition is reported as well.
The inset illustrates the steady-state ∆Tj-VCE curves. The response of
devA to the VBE voltage step is given in Fig. 5.17 for three VCE val-
ues. It is worth noting that the biasing condition VCE = 2.8 V does not
correspond to any stable equilibrium point (i.e., the steady-state flyback
behavior takes place at a collector voltage lower than 2.8 V, as shown in
the insets of Fig. 5.17). As a consequence, the current and temperature
tend to infinity, thus entailing a sudden device destruction as pointed out
in [11]. From this analysis, it can be concluded that a calibrated elec-
trothermal simulator can be a useful predictive tool for circuit designers.
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Figure 5.16: Simulated (top picture) collector current and (bottom pic-
ture) junction temperature rise over ambient as a function of time for
SOG BJTs without and with AlN layers having a thickness of either
2 µm or 4 µm. The devices are all characterized by layout devA and
areaAE = 1×20 µm2. Also shown in the insets are the simulated (top
figure) collector current and (bottom figure) junction temperature over
ambient as a function of VCE under DC conditions. The steady-state
equilibrium points A, B, and C corresponding to the analyzed devices
are identified both at the end of the transient current/temperature evo-
lutions and on the DC curves reported in the insets. The electrothermal
transient simulations are performed for VCE = 2.4 V and stepping
VBE from 0 V to 0.75 V.
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Figure 5.17: Simulated (top figure) collector current and (bottom fig-
ure) junction temperature rise over ambient as a function of time for
a SOG BJT with layout devA and AE = 1 × 20 µm2 at three VCE
values. Also shown in the insets are the simulated (top figure) collec-
tor current and (bottom figure) junction temperature over ambient as a
function of VCE under DC conditions. The (steady-state) equilibrium
points A and B corresponding to VCE = 2.0 V and 2.4 V, respectively,
are identified both at the end of the transient current/temperature evo-
lutions and on the DC curves reported in the insets. The electrothermal
transient simulations are performed by stepping VBE from 0 V to 0.75
V.
Chapter 6
Conclusions and
recommendations
6.1 Conclusions
It has been shown that modern – even low-power – electronic de-
vices/circuit can suffer from ET effects at the point that these can hamper
the reliability and performances. In this thesis, an approach to the analy-
sis of solid-state devices ranging from simulations to measurements has
been proposed with the aim to optimize thermal behavior at device level.
In particular,
– An advanced software Autosolver has been conceived to automat-
ically run detailed 3-D FEM simulations using layout and tech-
nology data. This software can be extensively used to deepen the
comprehension of thermal issues in solid-state devices and to un-
derstand the influence of the main technology and layout param-
eters on devices/circuits electrothermal behavior. In particular, is
has been successfully applied to analyze a large variety of tech-
nologies, namely, SOG BJTs, GaAs HBTs, GaN HEMTs, SiGe
HBTs, and UTCS technology devices , thus favoring the definition
of useful guide-lines to improve their thermal management.
– An effective equivalent network identification tool has been de-
veloped to extract network data from thermal transients with the
following twofold purpose:
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Modeling. The tool allows obtaining accurate equivalent thermal
network with a low number of elementary RC cells so as to
remain into a prescribed accuracy. Those extracted thermal
networks are suitable to be used in electrothermal simulators
and to describe the thermal behavior of devices in frequency
domain.
Analysis. The identification by deconvolution can be used to
achieve the full spectrum of time constants and the structure
function in order to gain information on the heat propagation
through the device and to identify eventual problems (i.e., bad
attach).
– A routine has been developed in order to transform the Foster net-
work model in the Cauer model. Moreover, this routine can handle
arbitrary precision numbers that are necessary when dealing with
a large number of elementary RC networks.
– A novel CTM has been proposed in order to reduce the simulation
complexity still maintaining a good level of accuracy.
– An extended overview of the DC thermal resistance measurement
techniques presented in literature was carried out in order to iden-
tify the most appreciable methods and their capability to predict
the thermal resistance behavior with changing baseplate temper-
ature and dissipated power. From the study, it emerged that the
technique proposed by Marsh is the most accurate when measur-
ing devices with a negligible Early effect.
– A novel thermal resistance DC measurement technique has been
proposed, which enables and accurate evaluation of RTH regard-
less of the presence of Early effect. This technique has been
adopted to verify the findings of simulations performed on SOG
devices.
– An extension of the cooling curve technique has been successfully
adopted to measure the thermal impedance of AlN-cooled SOG
devices. As in simulations, it was found that the adoption of the
AlN layer considerably decreases thermal resistance and favors a
faster thermal transient.
– An electrothermal tool has been developed, which is based on
the improvement of commercial circuit simulators. All the rele-
vant physical effects, as well as self-heating and thermal coupling
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mechanisms are included, so as to guarantee an accurate predic-
tion of the SOA borders of the analyzed devices. The tool can be
successfully employed to support the design stage so as to improve
the thermal ruggedness of the transistors of interest.
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6.2 Future work
This work presents a number of techniques for thermal characterization
of solid-state devices from simulations to measurements; however there
is still room for improvements and further research.
– In the last few years it is becoming more evident that the Fourier
conduction equation is not suitable to describe the thermal be-
havior of very miniaturized (at the nanoscale) devices [87]. For
this reason the Boltzmann’s transport equation should be used.
This could be useful to explain the 25-35% discrepancies between
the measured and simulated thermal resistances of last generation
SiGe HBTs fabricated by STM and IFX [88].
– Another interesting topic is the extension of the electrothermal
simulator (see Chapter 5) to include a self-consistent model for
the mutual thermal impedances without making use of Verilog-A.
– The possibility to identify thermal parameters as well as to diag-
nose problems in the structure by a transient measurement should
be experimentally extended to better understand how the measure-
ment noise can affect it.
– The analyses of many families of electronic devices posed the
bases for the fabrication of an in house electronic pulser system
useful for
* The experimental isothermal characterization of devices to ex-
tract temperature-scaling parameters necessary for modeling
purposes.
* The measurement of thermal transient that can be used for
diagnosis and modeling purposes.
From the approaches shown in this thesis, it was possible to define
the specifications of the system in order to adapt it to various fam-
ilies of devices, the Fig. 6.1 reports the maximum power allowed
to perform an isothermal measurement (maximum temperature in-
crease is less than 1 K) at a fixed pulse width.
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Figure 6.1: Maximum power allowed to perform isothermal measure-
ments (the temperature increase is less than 1 K) as a function of pulse
width for various device categories.
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